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ABSTRACT
ON-CHIP THERMAL SENSING IN DEEP SUB-MICRON CMOS
September 2007
BASAB DATTA
B.S., G.G.S. INDRAPRASTHA UNIVERSITY, NEW DELHI
M.S.E.C.E, UNIVERSITY OF MASSACHUSETTS AMHERST
Directed by: Professor Wayne P. Burleson

Aggressive technology scaling and an increasing demand for high performance VLSI
circuits has resulted in higher current densities in the interconnect lines and increasingly
higher power dissipation in the substrate. Because a significant fraction of this power is
converted to heat, an exponential rise in heat density is also experienced. Different
activities and sleep modes of the functional blocks in high performance chips cause
significant temperature gradients in the substrate and this can be expected to further
increase in the GHz frequency regime. The above scenario motivates the need for a large
number of lightweight, robust and power-efficient thermal sensors for accurate thermal
mapping and thermal management.

We propose the use of Differential Ring Oscillators (DRO) for thermal sensing at the
substrate level, utilizing the temperature dependence of the oscillation frequency. They
are widely used in current VLSI for frequency synthesis and on-die process
characterization; hence provide scope of reusability in design. The DRO oscillation
frequency decreases linearly with increase in temperature due to the decrease in current
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in the signal paths. In current starved inverter topology using the 45nm technology node,
the DRO based thermal sensor has a resolution of 2°C and a low active power
consumption of 25µW, which can be reduced further by 60-80% by power-gating the
design.

Current thermal scaling trends in multilevel low-k interconnect structures suggest an
increasing heat density as we move from substrate to higher metal levels. Thus, the
deterioration of interconnect performance at extreme temperatures has the capability to
offset the degradation in device performance when operating at higher than normal
temperatures. We propose using lower-level metal interconnects to perform the thermal
sensing. A resolution of ~5°C is achievable for both horizontal and vertical gradient
estimation (using current generation time-digitizers).

The time-digitization unit is an essential component needed to perform interconnect
based thermal sensing in deep nanometer designs but it adds area and power overhead to
the sensor design and limits the resolution of the wire-based sensor. We propose a novel
sensor design that alleviates complexities associated with time-to-digital conversion in
wire-based thermal sensing. The IBOTS or Interconnect Based Oscillator for Thermal
Sensing makes use of wire-segments between individual stages of a ring-oscillator to
perform thermal sensing using the oscillator frequency value as the mapping to
corresponding wire temperature. The frequency output can be used to generate a digital
code by interfacing the IBOTS with a digital counter. In 45nm technology, it is capable
of providing a resolution of 1°C while consuming an active power of 250-360µW.
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CHAPTER 1

INTRODUCTION

In modern processors and systems-on-chip, power consumption is rapidly increasing as
chips get larger, feature sizes smaller and operating frequencies higher. This has been
primarily driven by the rapid scaling of CMOS device technology over the past three
decades. Operating voltages have not scaled down at the same rate as other technology
parameters; any improvement in performance and integration density now comes at the
cost of increased power density. Because a significant fraction of this power is converted
to heat, an exponential rise in heat density is also experienced. This translates into higher
die temperatures which has a critical impact on CMOS circuit operation and reliability.

Fig.1 Power density variation with technology scaling, AMD, M. Touzelbaev, SemiCon
2005 [2]
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In deep sub-micron, leakage current is primarily responsible for the exponential rise in
heat density. The sub-threshold leakage dominates over band-to-band tunneling & gate
leakage; it causes the overall leakage current to increase exponentially with temperature.
A positive thermal feedback may lead to a thermal runaway rendering permanent damage
to the circuits. Reliability degradation due to Negative Bias Thermal Instability (NBTI)
of p-mos transistors has been reported due to which the threshold voltage of p-mos
transistors degrades over time, thus changing the overall circuit performance [8].

Fig.2 Normalized junction temperature increase of CMOS chip [53]

Many architectural [1] [2] [3] and circuit-level [4] [5] techniques have been proposed to
manage on-chip heat dissipation. These rely greatly on thermal sensors that provide the
necessary feedback. It has been recently reported that thermal gradients as large as 50oC
can exist across high performance microprocessor substrates [6] [7] and this can be
expected to increase as we enter the GHz frequency regime. Dynamic power
management, clock gating and non-uniform gate level switching activity among different
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logic blocks can be major contributors to a non-uniform substrate temperature [9]. To
capture these significant temperature variations across the processor chip we need a large
number of inexpensive sensors to optimize and localize thermal management schemes.

Fig.3 Distribution of hotspots for each
processor block for SPEC 2000
benchmarks [48]

Fig.4 Map of FET junction temperatures
for 115W packaged Power4 chip

The design of improved and lightweight sensors and sensor support circuitry would allow
wider deployment of on-chip sensors and better characterization of thermal activity at
finer spatial and temporal resolutions. For efficient thermal sensor design it is essential to
identify the design challenges in deep sub-micron technology and also, distinguish
between the hard and soft goals. Besides the usual design goals of minimizing the sensor
area (including calibration circuit area) and sensor power consumption and maintaining
good sensitivity over a wide temperature range, there are additional goals such as making
the sensors invariant to power supply variations, process variations and supply noise. In
the high-density chips of current generation with severe constraints on the power supply
routing it is difficult to obtain stable, temperature independent reference voltage, difficult
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to isolate biasing circuit thermally and also, difficult to procure clean additional local
power sources.

Since, the on-chip hotspot generation is highly governed by the

principles of locality (both spatial and temporal) the sensor response time and absolute
sensor resolution need not be the limiting factors in the design. All the same it must be
ensured that the temperature sensing parameter remains robust against process variations,
supply noise and variations and also leakage (due to the self-heating factor). Thus, these,
in addition to minimizing the number of external reference voltage sources required,
become the hard design goals.

In our endeavor to develop innovative circuits for on-chip thermal sensing we propose
three new types of thermal sensors, all of which can be easily integrated in any VLSI
system as they can provide a digital output and have a comparatively low area/power
overhead. The 1st type is based on a Differential Ring Oscillator (DRO) and exploits the
dependence of the oscillator frequency on temperature for sensing at the substrate level.
Taking motivation from the fact that temperature gradients have a significant impact on
MOS operation we decided to use a variant of a ring-oscillator circuit as the thermally
sensitive component. Differential ring oscillators have been widely used in VLSI chips
for frequency synthesis and for measurement of on-die process variations and thus,
provide scope in terms of design reusability. The differential topology ensures a high
degree of immunity to common mode noise [10]. Using them as thermal sensors would
have benefits such as an established test—circuitry and tunability over a wide range of
frequencies [11]. Due to the fact that they are extensively used in clock generation
circuits in the form of voltage controlled oscillators (VCO), significant amount of work
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has already been done to compensate them for process and power supply variations
which can be taken advantage of to ensure robustness of the designed sensor [12]. Due to
the contrary effects of mobility and threshold voltage on the transistor current, careful
device sizing is necessary to ensure linear sensitivity of the sensing circuit over a wide
temperature range.

[43] predicts that in deep nanometer technologies, global metal lines are going to be
much hotter than the substrate due to larger Irms values and shows that even after
considering densely embedded vias, the interconnect temperature is expected to increase
significantly with scaling, due to increasing surface and grain boundary contributions to
metal resistivity and decreasing ILD thermal conductivity. The massive increase in
vertical thermal gradients with technology scaling indicates that the deviation in
interconnect performance at high temperatures can possibly override any performance
improvement achieved though thermal sensing at the substrate level. Thus, efficient
thermal sensing is needed not only to maintain an optimal power-performance envelope
for the devices at the substrate level but also, to ensure accurate signal delay calculation
at the interconnect level [37]. Taking motivation from the above fact, our 2nd type of
sensors performs interconnect-based thermal sensing. These schemes make use of the
deviation in interconnect behavior in a variable temperature environment to quantify the
thermal susceptibility of interconnects in a particular region of the layer and also,
estimate the vertical gradients that exist between the same region in different layers. We
use lower level interconnects (Metal layers 1/2/3) since they have a comparatively high
resistive component which exhibits a linear dependence on temperature and that can be
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utilized for sensing temperature because the variable temperature gradients over a wire
will reflect in the signal propagation delay across it. An essential component of the
design is the time-to-digital converter unit (TDC) which translates the temperature
dependent wire-signal-delay into a corresponding count value.

Our 3rd thermal sensing scheme is a novel sensor design that alleviates the complexities
associated with time-to-digital conversion in wire-based thermal sensing. IBOTS or
Interconnect Based Oscillator for Thermal Sensing is a frequency output thermal sensor
that makes use of wire-segments between individual stages of a ring oscillator to perform
the thermal sensing using the frequency value as the mapping to corresponding wire
temperature. The ring oscillator is basically used to perform the digitization while the
lower-level wire segments between the inverter stages being the thermally sensitive
elements. Individual inverter strength and corresponding wire-segments lengths are
adjusted in such a manner that propagation delay across the wire-segments is greater than
that across the inverters by a significant margin. As a result, the IBOTS oscillation
frequency has a stronger dependence on interconnect temperature than substrate
temperature. Design optimizations such as using long-channel devices and a currentcontrolled configuration are beneficial in terms of reducing sensitivity to supply-noise
and process variations.

Calibration is a critical aspect of any sensor-system. Calibration can be used to correct
the systematic error (bias) in the sensor readings. Usually, in most types of sensors, the
measurement error has a time-invariant systematic bias component and a random noise
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component and the calibration efforts are directed towards identifying and correcting the
bias. We explore the calibration issues pertinent to the field of on-chip thermal sensing,
identify all the sources of measurement in a typical thermal sensor (e.g. ring-oscillator
based sensor) and determine quanititatively the effect of each of these individual sources
of variation in sensor operation. We use regression analysis to describe the dependencies
of the sensor output on different variation sources and develop a comprehensive
analytical model.

The rest of the document is organized as follows: In chapter 2, the fundamentals of onchip thermal sensing are discussed and the metrics for sensor analysis are identified. In
chapter 3, a differential ring oscillator based thermal sensing circuit is proposed and the
various analyses performed on it are described including the results of some design
optimizations. In chapter 4, we present wire-based sensing schemes that make use of
lower-level interconnects for estimation of both horizontal and vertical thermal gradients
We also study the effect of variation in different parameters of the sensing-circuit on the
sensor output in terms of measurement error(%) incurred. In chapter 5, we propose a
novel sensor design called Interconnect Based Oscillator for Thermal Sensing (IBOTS),
present results that validate its functionality and quantify the improvement obtained
through design optimizations. In chapter 6, we discuss the calibration issues of on-chip
thermal sensors. Finally, in chapter 7, we present our conclusions and outline the future
scope of work.
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CHAPTER 2

ON-CHIP THERMAL SENSING FUNDAMENTALS

2.1 Background

Temperature monitoring sensors can be categorized either as off-chip or on-chip (built-in
or embedded). Off-chip techniques can be further sub-classified as based either on the
contact methods (i.e. those which include the use of contrast materials, such as phosphors
or liquid crystals or the use of Atomic Force Microscopes) or the non-contact methods
(e.g. infrared thermography, reflectometric and interferometric techniques). Since all
these techniques require a direct optical access to the silicon die, they are usually
restricted to failure analysis.

On-chip sensors have a silicon area overhead but they provide significant flexibility for
the test procedure, allowing both laboratory and in-field testing. The built-in thermal
sensor output can be proportional to the absolute temperature or could be proportional to
the difference of temperature at two points of the silicon surface (thus implying the need
for two temperature transducers, and relative temperature measurement).

On-chip thermal sensors are preferred over off-chip ones because of their time efficient
response, low cost and the fact that they can be designed for low area/power overhead.
However, they have additional design constraints such as CMOS process technology
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compliance, unregulated power supply and calibration limitations. Also, in an on-chip
thermal sensor, the reference will be susceptible to the same inputs as the sensor. Builtin/on-chip thermal sensors can be classified on the basis of their output type, circuit type
and process technology.

2.2 Classification of on-chip thermal sensors

Output Type

1. Current: The current output sensor exploits the temperature dependence of the 2
most important parameters of the MOS transistor, namely the threshold voltage Vt
and the gain factor β [14]. These dependencies are in the order of:
ΔVt/ΔT ≈ -1.8 mV/K
1/β. Δβ/ΔT ≈ -0.5% /K
The temperature dependence of the output current can be expressed as:
ΔIout/Iout = [1/β.dβ/dT + 2/Vt. dVt/dT]. ΔT
The analog output current generated by the sensor can be mapped to specific
temperature zones.
2. Voltage: Voltage is the most widely used parameter for sensor output and is
extensively used in conjunction with Analog-to-Digital converters that provide an
easy-to-read, compact bit pattern (reflecting the temperature measurement). A
thermal sensor of this type generates an analog voltage output corresponding to a
particular temperature range (depending upon the resolution of the sensor).In a
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typical case, to achieve a maximum resolution of 0.05oC on a total range of
165oC, a resolution of 3300 is required which can be provided through 12 bits of
the A-D converter [13].
3. Frequency: In a frequency output sensor, the output signal is typically a square
wave, the frequency of which carries the temperature information. The frequency
can be easily turned into a digital number by counting the number of square-wave
pulses in a prescribed time window [14].
4. Delay: In this type of a sensor, a temperature-to-pulse generator is used which
produces an output pulse with a width as linearly proportional to the measured
temperature as possible. Simple CMOS logic gate delays can be used to generate
the thermally sensitive pulse. A cyclic time-to-digital converter is then used to
digitize the output [30].
5. Leakage/Decay Period: The sub-threshold leakage current increases exponentially
with temperature according to the relation [16]:
Ileakage = k. e –q.Vt/(a.Kb.T)
Where q and Kb are physical constants, ‘a’ and ‘k’ are device parameters and T is
absolute temperature. ‘T’ here refers to the substrate temperature but is a close
approximation of the ambient temperature as well.
A sensor of this type is based on charging a CMOS circuit cell and then waiting
for it to decay (i.e. lose its charge because of leakage). When this happens the
sensor circuit generates a pulse which recharges the cell in order to restart the
process. The frequency of the pulse is inversely proportional to the decay time.
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Because of the leakage dependence on temperature, the decay time is simply a
function of the sensor temperature.

Circuit Type

1. Differential Amplifier based: The goal of a differential thermal sensor is to detect
thermal gradients that appear due to heat source activation in faulty circuits as
well as for relative thermal measurement across the chip. Typically, the
differential input stage is equally biased. The output stage converts the current
imbalances in the input branches (caused due to temperature difference between
them) into output voltage changes with a significant gain. With the 2 input
branches assumed to be identically biased, and the common gate biasing for the
input transistors, the circuit is sensitive to ΔT = T2-T1.
Typically, the output voltage of a differential amplifier based thermal sensor can
be written as [13]:
Vout = ST. (T1-T2) + SC. (T1+T2)/2
Where T1 and T2 are the temperature at two points of the silicon surface, ST is the
differential sensitivity to temperature and SC is the common mode sensitivity.
High values of ST and low values of SC provide high sensitivity to internal heat
source activation and low sensitivity to ambient temperature changes. Different
topologies for such sensors have been proposed targeting bipolar, BiCMOS and
CMOS technologies. One such topology is the Differential Cascode thermal
sensor which comprises of three basic parts: the sensor transistor, bias circuitry
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and a high impedance cascode output. The biasing circuitry is thermally isolated
from the sensing transistor by placing them a significant distance apart. [18][19]
[20]. Another example of such a sensor is one based on an Operational
Transconductance Amplifier (OTA). In this particular type of circuit, the
imbalance between the input pair is not due to differences in the gate voltages of
the input devices, as is usual in an OTA, but instead caused by differences in their
temperature.
2. 4-T SRAM cell based: The decay period of the SRAM stored charge is the
sensing parameter for this sensor. A 4-T SRAM cell based sensor consists of four
parts: a 4-T cell, a comparator, a buffer and a T-flip flop [21]. When the cell is not
charged the voltage comparator output is at logical high. In this case, the T-flip
flop, enabled by the comparator, toggles its output which in turn opens the
‘wordline’ transistors and charges the cell [20]. Once the cell is charged, the
comparator resets the flip-flop and stops further charging of the cell; the
comparator then waits for the cell’s charge to leak [22][23][24]. The circuit output
is provided through a buffer thus benefiting from its high fan-out value.
3. Ring Oscillator based: A ring oscillator consists of an odd number of inverters
connected in a circular chain. The circuit operates with a period equal to [25][26]:
Tosc = N.(tplh + tphl)
A thermal sensor of this type comprises of a ring oscillator whose operating
frequencies can be, from its design, be settled as mainly depending on n-diffusion,
p-diffusion, p-transistor and n-transistor resistances. Also, it includes a counter
(counter size depending on the oscillator frequency range and hence the
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measurable range of temperature), used for the measurement of the oscillator
frequency.
The oscillator frequency is found to be a linear function of the substrate
temperature with marginal linearity error that can be corrected by appropriate
transistor sizing.
4. CMOS Lateral Bipolar Transistor based: It falls in the class PTAT (proportional
to absolute temperature) making use of the weak inversion region of the MOS
transistor characteristics [27]. The output quantity is voltage/ current, therefore
the sensor requires an A/D or Analog to Frequency converter for the digital
interfacing. Bipolar structures are however, not well characterized in a MOS
process. Thus, although providing a satisfactory solution for a given process, the
circuits that use parasitic bipolars cannot be regarded as a general CMOS
approach.
5. CMOS Substrate Bipolar Transistor based with σ-δ converter: It’s also a PTAT
sensor, the principle of which is as follows [28][29]:
When a transistor is biased at a collector current I1, it will have a base emitter
voltage VBE of:
VBE(I1) = kT/q. ln(I1/IS)
Where IS is the saturation current, a parameter that heavily depends on process
parameters. The difference of two base-emitter voltages is used for sensing
purpose and it’s called Vptat
Vptat = VBE(I2) – VBE(I1) = kT/q. ln(I2/I1)
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Hence, a good temperature sensor can be built by accurate fixation of the ratio of
the two currents. One positive aspect of pnp structures is their low sensitivity for
stress [30].

6. Delay cell based with Time-to-Digital converter: It first generates a pulse with a
width proportional to the measured temperature. Then a cyclic time-to-digital
converter (TDC) is utilized to convert the pulse into a corresponding digital code.
The input pulse is delayed a certain amount of time by the delay line composed of
even number of NOT gates and then XORed with itself to generate the
propagation delay of the delay line as the required output pulse [14]. Square law
behavior is assumed for the CMOS devices and thus, effects of velocity saturation
and other non-idealities are ignored.
In the case of VDD much larger than VT, the thermal effect of mobility on the
propagation delay would dominate over that of threshold voltage and thus, the
thermal coefficient of the propagation delay will be positive. The TDC comprises
of a pulse-shrinking delay element and its pulse shrinking capability is controlled
by the dimension ratio of the adjacent gates [31] [32] [33]. During measurement,
the input pulse circulates in the cyclic delay line and is shrunk by a specific
amount of pulse-width per cycle until it diminishes completely. A counter is used
to count the circulation times of input pulse and generates the corresponding
digital output.
7. Diode based: A sensor of this type usually comprises of a precision current source
and a forward biased diode with a thermal coefficient of around -1.6mV/0C [34].
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A/D converters are used for measuring these diode voltages and manufacturing
calibrated values are utilized to calibrate out any offset voltages at the 900C (usual
thermal trip point) temperature point.

Process Technology

1. CMOS Process:
Almost all of current thermal sensors are built in CMOS process since current IC
technology is dominated by CMOS. The cost-advantage of built-in thermal
sensors brings with it the additional requirement of CMOS process compliance.
Seamless on-chip integration of CMOS thermal sensors is fraught with problems
such as self-heating errors, area constraints, On-chip noise susceptibility and
power requirements.
2. Carbon Nano-tube based:
A feasible technology has been proposed for batch assembly of Carbon Nano-tube
devices (CNT) by utilizing AC electrophoretic technique to manipulate multiwalled bundles on a Si/SiO2 substrate [35]. These devices were demonstrated to
potentially serve as novel thermal sensors with low power consumption (≈
microwatts) with electronic circuit response of approximately 100kHz in constant
current mode operation.
3. Thermal sensor with Silicon-on-Insulator structure:
It’s known that the maximum operating temperature (Tmax) of a Silicon Thermal
Sensor is limited to about 2000C, due to excessive thermal generation of carriers
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at high temperatures. Based on extensive study on the minority carrier exclusion
effect it is hoped that even for symmetrical structures on Silicon-On-Insulator
(SOI) substrate, the film thickness can provide another dimension for improving
the positive-temperature-coefficient characteristics of the sensor through the
confinement of current flow in the thin silicon film [36]. Simulation results on a
thermal resistor with a simple rectangular structure for three kinds of substrates:
bulk-Si, thick-film SOI (10 μm) and thin-film SOI (1 μm) not only support the
theory of minority carrier exclusion effect but also demonstrate the effect of film
thickness on Tmax: thinner Si film results in higher Tmax due to higher current
density. Hence, silicon resistor on SOI is a promising low-cost thermal sensor for
a broad scope of low-power, high-temperature applications

Table 1 Classification of On-Chip Thermal Sensors
Output Type
1. Current
2. Voltage
3. Frequency
4. Delay
5. Leakage/
decay period

Circuit Type

Process Technology

1. Differential cascode amplifier
2. 2-stage Operational
Transconductance amplifier
3. 4T SRAM cell based
4. Ring Oscillator based
5. CMOS lateral bipolar transistor
sensor
6. CMOS substrate bipolar transistor
sensor (integrated with σ-δ
converter)
7. Delay cell with time-to-digital
converter
8. Diode based – Intel Pentium 4
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1. CMOS process
- bulk
- Silicon-on-Insulator
2. Carbon Nanotube
thermal sensors
3. Germanium on
Insulator (GOI)
process

Table 2 Pros and Cons of prominent existing sensing circuits in literature
Sensor
1. 4-T Decay
Thermal
sensor[52]

Pros
- Low Power (100-335μW) in
180nm
- Capable of sensing wide range
of temperature
- Relatively insensitive to
process variations at high
temperatures
- Relatively insensitive to noise

Cons
- False assumption that the
threshold voltage remains fixed
over temperature
- Decay times are shorter at
high temperatures and converge
asymptotically to the same
value
- Difference between successive
decay times becomes
increasingly small at high
temperatures

2. Differential
CMOS
temperature
sensor[12][13]

- On knowing the normal
operating temperature of the
circuit, we can dynamically bias
the sensor by adjusting the
output current

- Thermal isolation of the
biasing circuitry remains a big
challenge
- Large number of transistors in
the sensor circuitry makes
design area and power hungry

3. Cascode current
mirror based
frequency output
thermal sensor[10]

- Output currents and voltages
are independent of the supply
voltage due to the use of current
mirrors

- Positive feedback present in
the circuit; loop-gain of the
feedback must be kept at a
reasonably low value by
suitable transistor sizing
-Temperature characteristics are
not exactly linear
- Sensitivity depends on process
dependent parameters instead of
physical constants

4. Ring Oscillator
based Temperature
and Voltage
measurement cell
[15]

- Detailed system architecture
specified with the sensor design
- Sensor is parameterizable for
different frequency ranges

- Measured frequencies
dependent on power supply
voltage, circuit die temperature
and technological variations;
relationship with temperature
not exactly linear
- Very limited accuracy (3ºC)

5. CMOS Delayline based thermal
sensor [11]

- Excellent linearity of the digital
output
- High degrees of effective
resolution achievable (0.16ºC)

- Square-law behavior assumed
for the CMOS devices ignoring
the effects of velocity saturation
and other non-idealities
(continues to next page)
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(contd.)
6.Substrate PNP
-A comparatively very wide
transistor based
range of temperature sensitivity
thermal sensor [29] (-50ºC - +120ºC)

- For digitization of output, a
temperature-independent
reference signal is essential

Table 3 Area and Power overheads of existing CMOS Thermal Sensors in literature
Sensor

Accuracy Power
Dissipation

Output

Delay line based with Time-todigital converter [Chen, 2005]

0.6oC

Digital

1.5 μW @ 5
samples/s

Differential Cascode Amplifier
<1oC
50 μW
based [Syal, 2004]
2-Stage Operational
<1oC
140 μW
transconductance amplifier [Syal,
2001]
CMOS substrate bipolar transistor 1oC
7 μW @2
based [Bakker, 99]
samples/s
o
Frequency output sensor
1C
200 μW
(Threshold voltage reference cell)
[Szekeley, 95]
4-T SRAM cell based decay sensor 1oC (error- 221 μW
[Kaxiras, 2004]
prone)
Thermal Feedback Oscillator –
[Szekeley, 95]
Ring oscillator based [Paris, 91]

2oC

20 mW

3oC

Low
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Voltage

0.013
mm2/0.18μm
0.016
mm2/0.18μm

0.6 mm2/0.7
μm
Frequency 0.02 mm2/1 μm

Digital

Decay
0.0017
period (of mm2/0.18 μm
leakage)
Frequency 0.03 mm2/1 μm
Frequency 0.5 mm2/1 μm

-

Differential temperature sensor – <10oC
[Roy, 2006]

Voltage

Area/
Process
Linewidth
0.09 mm2/
0.35μm

Voltage

Low/0.05 μm

2.3 Metrics of sensor analysis

In the analysis of any thermal sensor design, we consider the following metrics to be
critical to provide a comparative view and illustrate the benefits/drawbacks of each such
design. These can be categorized as the sensor performance metrics and the sensor
overheads.

Performance metrics of thermal sensor:

1. Resolution: It is necessary that a minimum variation of the sensor output is
discernible by the measuring device of the sensor network. A good resolution puts
lesser design constraints on the measuring circuitry but puts an additional
constraint on design of the sensing device.
2. Accuracy: The sensor reported data should be as close as possible to the actual
temperature measures of the particular area/point being sensed. Since it requires
actual on-field data, it is difficult to ensure a high degree of accuracy in a
simulation-based environment.
3. Precision: The degree of accuracy in mapping the sensor output into a temperature
value determines the precision of the thermal sensor. A high precision will allow
sensor network to respond to minute temperature variations across the chip.
4. Spatial Resolution: It is the chip-area which a particular thermal sensor accounts
for and it determines the minimum number of sensors needed to give a reasonably
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accurate thermal map. The spatial resolution of the thermal sensor plays a big role
in the selection of sensor placement scheme.
5. Temporal Resolution: It is the frequency with which a particular thermal sensor is
polled. A high temporal resolution results in significant power dissipation by the
sensor network due to frequent switching. The minimum temporal resolution for a
sensor network will depend upon the type of thermal management scheme
employed.
6. Self-Heating: It is essential that the joule-heating of the sensor itself is
substantially less than the substrate heat being measured because otherwise all the
sensor readings will be skewed by an unknown, time-varying parameter. This will
affect not only the accuracy of the sensor but also make calibration of the sensor
very difficult.
7. Process variations: Process variations are mainly responsible for the random
errors in the sensor output. As feature sizes scale down with technology process
variations also increase due to the difficulty in fabricating consistent structures
uniformly across a die/wafer.
In this regard, there are two types of variations:
a. Inter-die: These are variations that occur from die-to-die, wafer-to-wafer and from
one wafer lot to another.
b. Intra-die: These are variations in device parameters within a single die.
There are two main sources of variations namely, physical factors and
environmental factors. The physical factors arise from limitations in the
fabrication process and hence are permanent. They include variations in the
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channel length, oxide thickness and transistor width (it’s set during a separate
fabrication step and hence is independent of channel length variations). Electrical
parameters such as the threshold voltage might also change due to the variations
in the device geometry. The geometric variations are caused by the limitations of
photolithography in the sub-65nm regime and can be as high as 30% within a die.
The environmental factors include changes in temperature, power supply and
switching activity.
8. Supply voltage variations: The VDD variations are systematic biases in
measurement which lead to the measured values being systematically too high or
too low. Since the resultant accuracies are reproducible, a common means for of
eliminating systematic error/VDD deviation in this case, is by calibration.
9. Supply noise: It is the random variations in the power supply that can cause
unnecessary deviations in the sensor output that need to be accounted for either
through calibration or noise-mitigation circuit techniques.
10. Linearity: The sensor output should map linearly to the temperature range of
concern. This is one of the foremost requirements for any thermal sensor and is
critical in determining whether a given CMOS circuit is viable as a thermal sensor
or not.

Sensor Overheads

1. Area: The area of the sensing circuitry is a big concern since it places an upper
bound on the number of such sensors that can be placed on the microprocessor
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chip. Making these sensors lightweight in terms of area and cost remains an
important design goal as it allows for additional granularity in the thermal
mapping and localization of the thermal management schemes.
2. Power: Both the active power consumed and the leakage power dissipated (during
periods of inactivity) is constraining factors in the sensor design. The power
overhead of an individual thermal sensor needs to be as low as possible so that the
cumulative power consumed by the sensor network does not become a significant
fraction of the total chip-power. Leakage contributes to the self-heating of the
sensor and hence needs to be minimized as well.
3. Calibration: Translating the sensor output into a temperature value is a critical
task and must be done in a way that takes care of the inherent variations of the
sensor circuit as well as the environmental variations. A good calibration will
ensure robustness over supply noise, process variations and VDD variations.
4. Test: Making the sensor circuit testable puts additional design constraints on the
sensor design.
5. I/O: The I/O needs of a thermal sensor network could be significant and result in
additional costs.

2.4 CMOS Thermal Issues

Thermal Impact on MOS Devices
In MOS devices, there are two parameters that are predominantly sensitive to temperature
[23]. Theoretically, these dependencies can be modeled as follows.
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1. Mobility of the carriers in the channel can be modeled as:

μ(T) = μ(T0 ).[

T − k1
]
T0

T: Absolute temperature, T0: Reference temperature,

[1]
k1: constant (1.5-2). As

temperature increases, the carrier mobility decreases almost linearly. This causes the
drain current to decrease.
2. Threshold voltage variation with temperature can be modeled as:
Vt (T) = Vt (T0 ) − k 2 (T − T0 )

[2]

k2: constant (0.5mV/K – 4mV/K). As temperature increases Vt decreases and it causes
the drain current to increase.

As we move into the sub-65nm regime, the square-law model no longer holds true and
for accurate theoretical deduction of the MOS-temperature dependence, short-channel
effects need to be taken into consideration. For short-channel devices, the effects of
velocity saturation and mobility degradation on the drain current in the saturation region
can be modeled as [55]:

1
W
I d = .μ.C ox . .
2
L [{1 + ( μ

[3]

(VGS − VTH ) 2
2.L.ν sat

+ θ)}(VGS − VTH )]

ν sat = μE = 10 7 m / s (Constant saturation velocity)
θ = fitting parameter (10-7 /tox V-1)
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For an accurate characterization of drain current in deeply scaled nanometer devices the
BSIM3 MOSFET equations [54] ought to be used. The drain current given by [54]
depends upon the following parameters: drain current with short-channel effects, draincurrent of a long-channel device, parasitic drain-to-source resistance, effective drain-tosource voltage, effective gate-overdrive parameter to model the bulk-charge effect,
effective carrier mobility, thermal voltage, electric field at which the carrier drift velocity
saturates and effective channel length.

Threshold voltage, carrier mobility and saturation velocity are given as [54]:
NMOS:

Vt (T) = Vt (T0 ) + [KT1 +

KT1L
T
+ Vbseff .KT 2].[ − 1]
L eff
T0

[4]

PMOS:

Vt (T) = Vt (T0 ) − [KT1 +

KT1L
T
+ Vbseff .KT 2].[ − 1]
L eff
T0

[5]

μeff (T) = [U0 (

Vgsteff + 2Vt (T) 2
Vgsteff + 2Vt (T) −1
T Ute
) ].[1 + {
} .Ub (T) + (Uc (T).Vbseff + Ua (T).{
}]
To
Tox
Tox
[6]

VSAT (T ) = VSAT (T0 ) − AT.[

T
− 1]
T0

[7]

Where Vt, KT1, KT2, Vbseff, U0, Ute, Tox, Ua, Ub,Uc, VSAT, AT, T0 and T are the threshold
voltage, temperature coefficient for threshold voltage, channel length dependence of the
temperature coefficient for threshold voltage, body-bias coefficient of threshold voltage
temperature effect, effective substrate bias voltage, mobility at the reference temperature,
mobility temperature exponent, gate oxide thickness, first order mobility degradation
coefficient, second order mobility degradation coefficient, body effect of mobility
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degradation coefficient, saturation velocity, temperature coefficient of saturation velocity,
temperature at which the model parameters are extracted and the operating temperature
respectively. KT1, KT1L, KT2 and AT are temperature independent empirical
parameters while Ua, Ub and Uc are temperature dependent and are modeled as:
U a (T) = U a (T0 ) + U a1 .[

T
− 1]
T0

[8]

U b (T) = U b (T0 ) + U b1 .[

T
− 1]
T0

[9]

T
− 1]
T0

[10]

U c (T) = U c (T0 ) + U c1 .[

Where Ua1, Ub1 and Uc1 are the temperature coefficients of Ua, Ub and Uc.

Drain-current current variation due to variation in threshold voltage and mobility can be
described analytically in the following manner:
2 + (Vgs − Vt ).( μ
+ θ)
2.v sat .L
∂I d
− Id
.[
]
=
∂Vt (Vgs − Vt ) 1 + (V − V ).( μ
+ θ)
gs
t
2.v sat .L

[11]

1 + θ.(Vgs − Vt )
∂I d I d
= .[
]
∂μ t
μ 1 + (V − V ).( μ
+ θ)
gs
t
2.v sat .L

[12]

Absolute values of the threshold voltage, carrier mobility and saturation velocity degrade
as the temperature increases. The saturation velocity is typically a weak function of
temperature. Threshold voltage degradation with temperature tends to enhance the drain
current because of increase in gate-overdrive. Alternatively, degradation in carrier
mobility tends to lower the drain current [54]. Effective variation of MOSFET drain
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current is therefore determined by the variation of the dominant device parameter when
the temperature fluctuates. Id changes with ‘T’ depending upon the magnitude of (Vgs-Vt),
also called the ‘overdrive voltage’. For higher VDD values, the overdrive voltage is also
larger and hence, the mobility effect dominates causing the drain current to decrease with
increase in temperature. As a result, the signal propagation delay across CMOS logic
increases almost linearly with temperature increase. Fig.5 shows the drain current and
propagation delay variation with temperature in 45nm technology.

Fig.5 Inverter drain current vs propagation delay in 45nm technology
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Thermal Impact on Interconnects

Fig. 6 Interconnect line passing over the substrate

The major source of temperature generation in a chip is the power dissipation due to
dynamic and static activity of the cells lying on the substrate. In addition, the power
dissipation in the interconnect line is also a source of heat generation.

For the interconnect line shown in Fig.6, the power dissipation Pg in a partial metal length
Δx can be expressed as:
Pg(x) = I2rms. ΔRE(x)

[13]

Where Irms is the root mean square current passing through the line
The electrical resistance of the interconnect line has a linear relationship with its
temperature:
RE(x) = R0. (1+ β .T(x))

[14]

Where R0 is the resistance per unit length at a reference temperature, β is the temperature
coefficient of resistance and T(x) is the temperature profile along the length of the
interconnect line.
Energy loss due to heat transfer between interconnects and the substrate through the
insulator for a partial length Δx is:
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Pl(x) = (Tline(x) – Tsub(x))/ΔRT(x)

[15]

ΔRT(x) = tins/kins*.wm. Δx

[16]

Wherein

Pl(x) is the heat flow from interconnect to the substrate, Tline is interconnect temperature,
Tsub is the underlying substrate temperature, RT is the insulator thermal resistance and tins
is the effective insulator thermal conductivity. kins* is a shape dependent parameter which
considers the geometrical configuration of the heat conducting body.

Consider an interconnect with length L and uniform width w that is driven by a driver
with on-resistance Rd and junction capacitance Cp terminated by a load with capacitance
CL as depicted in figure 7.

Fig.7 Distributed RC interconnect line model

The line is partitioned into ‘n’ equal segments, each with length Δx. By using distributed
RC Elmore delay model, delay D for signal propagation through the line can be written as
follows [37]:
L

L

L

0

0

x

D = R d .(C p + C load + ∫ C 0 ( x ).dx ) + ∫ r ( x ).( ∫ C 0 (u ).du + C load ).dx

[17]

Co(x) and ro(x) are the capacitance per unit length and resistance per unit length at
location ‘x’ respectively.
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It is assumed that the capacitance per unit length does not change with temperature
variations across the interconnect length. In [37], the delay equation was derived
assuming a constant steady-state driver resistance and a simplistic model were used to
illustrate the temperature dependence of the driver. Here, we will develop a more detailed
model for ‘Rd’ and its temperature dependence. The equivalent resistance of the driver is
given as: [56]

3 V
R d ≈ . DD .(1 − 7 .λVDD )
9
4 I dsat

[18]

λ is the channel-length modulation constant and ‘Idsat’ is the saturation drain current.
Using [14] we can re-write [17] as:
L

L

0

0

D = D 0 + (C 0 .L + C load )R 0 .β∫ T( x ).dx − C 0 .R 0 .β.∫ x.T( x )dx
2

Where D 0 = R 0 .(C 0 + C load C 0 .L) + C 0 .R 0 . L + R 0 .L.C load
2
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[19]

[20]

CHAPTER 3

DIFFERENTIAL RING OSCILLATOR BASED THERMAL SENSOR

3.1 Introduction

Ring oscillators are used for many purposes such as process characterization, clock
generation and thermal sensing [38]. To improve the tunability of this basic version of a
ring oscillator for different frequencies and to improve its noise performance, a
differential scheme is used. Differential ring oscillators are primarily used in Voltage
Controlled Oscillators (VCO). Here we determine the utility and viability of a DRO as a
thermal sensor for CMOS.

3.2 Related work

Several frequency output thermal sensors have been proposed in literature making use of
temperature dependent parameters of MOS transistor/ microelectronic structures present
on an IC. In [15] a ring oscillator is used for measurement of on-chip temperature in
combination with an 18-bit counter with an integrated scan-path, used for the
measurement of the oscillation frequency. It has a dual functionality of both temperature
and power supply measurement and an accuracy of 3◦C but requires an exorbitantly high
silicon area (1418 transistors). A thermal feedback oscillator has been proposed in [21]
that is basically a MOS temperature controlled oscillator with the frequency determining
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feedback element realized using a thermal-delay line. However, it suffers from a noisy
output signal and a considerably high power requirement of the thermal delay line. In
[14], a MOS temperature controlled frequency output sensor is proposed which is
essentially a combination of a current-output sensor and a current-to-frequency converter.
The latter is built using a simple differential comparator. The analogue current-output
sensor has low dependence on supply voltage due to the use of current mirrors on both nchannel and p-channel sides but the current-temperature characteristics are not exactly
linear and temperature sensitivity depends upon process-dependent parameters instead of
physical constants (problem with any MOS based thermal sensing approach). In [57], two
simple and novel, ring oscillator based thermal sensors are proposed that produce a signal
oscillating at a frequency proportional to the temperature of a microelectronic structure
(temperature sensitive resistor). The 1st one uses a polysilicon resistor as the temperature
dependent component and the current through it is mirrored to drive all the stages of the
ring-oscillator. When the temperature increases the resistor value increases and
consequently the current controlling the oscillator decreases which results in a decrease in
the oscillation frequency. The 2nd one (less sensitive to power supply variations)
implements the temperature-sensitive resistor in a current-reference generator which also
establishes the voltage references. Both of the proposed designs have a low area and
power requirement and have been tuned to be invariant to VDD variations. However, a
basic design assumption in both the cases is that the temperature-sensitive resistor and the
ring-oscillator used to generate the corresponding frequency are thermally isolated, which
is not assured in the dense chips of current technology generations. Since poly-silicon is
being used as the thermally sensitive component (which resides in the same layer as the

31

rest of the circuit), it will be extremely difficult to ensure that the thermal sensitivity of the
oscillation frequency is primarily dependent on the temperature variations across the
resistor alone.

Taking motivation from the fact that temperature gradients have a significant impact of
MOS operation we decided to use the ring-oscillator itself as the thermally-sensitive
component. Due to the contrary effects of mobility and threshold voltage on the transistor
current, careful device sizing is necessary to achieve a linear sensitivity over a wide
temperature range. We decided on a differential setup because both the in-phase and outof-phase signal components can be generated by a single stage and stable oscillations can
be produced using just two stages (fewer transistors). Also, due to the fact that they are
extensively used in clock generation circuits in the form of voltage-controlled-oscillators
(VCO), significant amount of work has already been done to compensate them for process
and power supply variations [39] which can be taken advantage of to ensure robustness of
the designed sensor.

3.3 Theory

A ring oscillator comprises of an odd number of inverters connected in a series and then
back-coupled to provide an unstable state that leads to oscillations. In a differential setup,
an even number of stages can be used to generate the oscillations since each stage
produces both the in-phase and out-of-phase components.

Differential circuits are

generally preferred to single-ended circuits in noisy environments because the substrate
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noise appears as a common mode signal on the differential output and hence, its impact is
several orders of magnitude less compared to in single-ended output [7].
The propagation delay across each stage is given as [39]:
td ≈ Cload. (VH-VL)/ Ibias

[21]

Wherein Cload is the load capacitance seen at the output of each stage, VH-VL is the output
voltage swing and Ibias is the biasing current for the circuit (which is tunable).
The frequency of oscillations is: f = 1/2.N.td

[22]

Figure 8 Differential Ring Oscillator (8-stage) [39]

Several topologies are possible for the differential design such as current-starved inverter
based, transmission gate based, symmetric load, clamped load and cross-coupled load
based. Consider the current starved inverter based topology of differential ring oscillator
in figure 9. In this configuration, two inverters (I1 and I2) are added to make the circuit
pseudo-static. This vastly improves the noise immunity of the two signal paths. M1. M4,
M5 and M8 provide the requisite biasing to the circuit and can be used to control the
frequency range of the oscillator. These transistors can also be used for gating the
oscillator to reduce both dynamic power consumption and static power during periods of
inactivity.
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Fig. 9 Single-stage of Current Starved Inverter topology of Differential Ring Oscillator
(Voltage-Controlled)
For the current starved inverter configuration in figure 9, the currents in the signal paths
is set by the drain currents of transistors M4 and M8, both of which decrease with
temperature. This in turn increases the propagation delay of both the input signals across
a differential stage. In this way the current drop in the signal path translates into a
reduced oscillation frequency as temperature increases .The temperature coefficient of
the oscillator can be made positive or negative by adjusting the overdrive voltage. The
complexity involved with power routing motivates us to use the supply voltages for
biasing as well. Some of the design optimizations that can be applied on the design are:

(1) Removing the PMOS-biasing transistors M4 and M8 and replacing the NMOSbiasing transistors M1 and M5 with a single footer-NMOS that can be used for powergating as well as to minimize leakage (reduces transistor count and power).
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(2) Using a current-mirror configuration to make the oscillator current-controlled (instead
of being voltage-controlled) to minimize effect of power-supply variations.
(3) Using long-channel devices in sensor-circuit to minimize effect of process variations
(particularly channel-length) and reduce leakage power as well.
(4) Using a reduced supply-bounce circuit configuration [58] to minimize effect of
supply-noise.
(5) Using high-threshold devices to minimize leakage and sensor power-consumption
both.

Fig.10 Area-optimized CSI-DRO sensing circuit [68]
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Fig.11 Current-controlled CSI-DRO sensing circuit [68]

3.4 Simulation setup and Assumptions

For our simulation based analyses we used the 45nm transistor model provided by
Predictive Technology Model, Arizona State University [40]. The base circuit was a 2stage current-starved inverter based DRO and the primary simulation tool was HSPICETM
(Synopsys). Basic assumptions made were:
1. Nominal VDD of 1.0V
2. Threshold voltage of (-0.218V, 0.266V) (nominal) and (-0.418V, 0.466V) (high)
for the PMOS and NMOS transistors respectively
3. Temperature range of concern: 25-150ºC.
The random variations due to process were modeled using a Gaussian distribution while
those due to supply noise were modeled using a Normal distribution and Monte-Carlo
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simulations were run to study their effect. A 3- σ variation of 10% was considered in
either case. The Cadence layout tool LayoutPlusTM was used to get an area estimated in
250nm technology.

3.5 Analyses

In this section, we describe the results of the experiments performed on the basic sensor
circuit and the improvements obtained through the various optimization schemes
described previously.

3.5.1 Frequency response of CSI-DRO

Fig.12 Frequency response of CSI-DRO (voltage-controlled)

The sensor frequency output decreases linearly with increase in temperature (Fig.12) with
a resolution of 2ºC (0.09GHz output variation). Regressions factors obtained for the
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above plots indicate that a high-threshold design is better in terms of non-linearity error
(0.9812 in high-Vt design as opposed to 0.9777 using nominal Vt devices). There is
marginal non-linearity error which can be reduced by appropriate transistor sizing. In
45nm, using PMOS transistors of size ~2.7x and NMOS transistors of size ~1.2x (x =
min. size) yielded good linearity of the output.

Fig.13 Frequency response of voltage-controlled CSI-DRO with area-optimization and
using long channel devices

Fig.14 Frequency response of current-controlled CSI-DRO with area-optimization and
using long-channel devices
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The above plots indicate that the frequency response remains linear for all the optimized
versions of the sensing circuit: area-optimized, current-controlled configuration, using
long-channel devices.

3.5.2 Power values of CSI-DRO

Fig.15 Dynamic and leakage power values of CSI-DRO (voltage-controlled)

Dynamic power consumption of the DRO decreases with temperature mainly because of
decrease in oscillation frequency and lies in the range of 16-25μW. Leakage power, on
the other hand, increases with increase in temperature (dominated by the sub-threshold
gate leakage of the MOS devices in the sensing circuit) and it has a maximum value of
16μW. A high-threshold design reduces both dynamic and leakage power (leakage
reduction by more than 80%) as is evident from Fig.15. Power-gating is a popular
technique used to reduce power consumption in CMOS logic. The biasing transistors are

39

switched off periodically to vary the duty cycle of the sensor (period of activity) and that
ensures both the dynamic and leakage power to be minimal during periods of inactivity.
Increasing the ‘OFF’ period by 25% reduces the dynamic power by ~32% while it
increases the leakage power by ~6-11%. Using the area-optimized circuit, reduces the
active power consumption due to lesser number of transistors in the sensing circuit while
using long channel devices reduces the leakage power significantly. The currentcontrolled configuration has a comparatively higher power requirement because of the
increased number of transistors in the sensing circuit.

Fig.16 Power reduction by power-gating (voltage-controlled)
Table 4 Maximum power values for different optimized versions of the sensing circuit
Short Channel
Long Channel

Voltage Controlled
Dynamic: 25μW
Leakage: 16μW
Dynamic: 18μW
Leakage: 6μW
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Current Controlled
Dynamic: 42μW
Leakage: 22W
Dynamic: 30μW
Leakage: 12μW

3.5.3 Impact of process variations on sensor response

As feature sizes scale down with technology, process variations increase due to difficulty
in fabricating consistent structures uniformly across a die/wafer. We considered the intradie variations such as the channel-length and threshold voltage variations. We defined the
measurement error in sensor-reported data as:
Measurement Error (%) = (Frequency ideal – Frequency with variations)/ Frequency ideal response * 100
A Gaussian distribution was used to model these variations with a maximum variation of 10%.
Monte Carlo Simulations in excess of 1000 were run and histograms of the corresponding
measurement errors were plotted (at 100°C). For all possible configurations, the worst case
measurement error was less than 4% and that can account for a maximum resolution loss of 5°C.

Expectedly, using long-channel devices (100nm) significantly reduces the sensitivity of
the design to process.

Fig.17 Histogram of measurement error (%) due to channel length variation in voltagecontrolled design
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Fig.18 Histogram of measurement error (%) due to channel length variation in currentcontrolled design
In the voltage-controlled configuration, for both original and area-optimized versions of
the circuit, the measurement error lies in the -3% to +3.1%. Using long channel devices
reduces it to -1.72% and +0.17% respectively for original and area-optimized sensor
circuit. In the current-controlled configuration, the measurement error lies in the range of
-2% to 4.1% and that reduces to -1.8% and 0.18% for the original and area-optimized
versions of the sensor circuit respectively. Using long-channel devices reduces the
measurement error (%) and also centers the error values which makes it easier to account
for them through calibration (uniform ‘drift’ in the sensor readings).
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3.5.4 Impact of supply noise on sensor response

With technology scaling devices are getting faster and there is increasing switching
activity within a small time-interval. This causes the instantaneous currents to increase
which ultimately contributes towards an increase in supply noise. Thermal sensors are
very much sensitive to noise on power and ground lines and the noise can cause random
errors in the sensor measurement. Making the design current-controlled is an effective
solution to the above problem. We modeled the supply noise using a Uniform distribution
with a maximum variation of 10%.

Fig.19 Histogram of measurement error (%) due to supply noise in voltage-controlled
design
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Fig.20 Histogram of measurement error (%) due to supply noise in current-controlled
design
The measurement error (%) due to supply-noise effect ranges from -3% to 3.45% for the
voltage-controlled design. Using a current-controlled design reduces the error marginally
to ~-2.88% and 2.14% respectively for the original and area-optimized versions of the
sensing circuit. A bigger benefit of using a current-controlled design is that it centers the
error values (unlike its distributed nature in voltage-controlled configuration), which is
essential for calibration purpose.

3.5.5 Reduced Supply Bounce CMOS circuit configuration

In a reduced supply-bounce (RSB-CMOS) circuit [58], a pair of decoupling capacitors
(Cd) and a series resistor (Rd) formed by a linear region MOSFET (Md) is provided
locally for VDD/GND paths in each of the digital blocks that need noise reduction.
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Fig.21 Reduced Supply Bounce circuit configuration [58]

The reduced and decoupled supply bounce causes flattened supply current [58] and
reduces measurement error due to supply-noise by 15-60%.

Fig.22 Histogram of measurement error (%) due to supply noise in RSB voltagecontrolled configuration
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Fig.23 Histogram of measurement error (%) due to supply noise in RSB currentcontrolled configuration
The RSB configuration is very effective in both centering the measurement error as well
as reducing its absolute value. For voltage-controlled configuration, the measurement
error is reduced to 1.61% while for current-controlled configuration it is reduced to
0.611%.

3.5.6 Area estimate of sensing circuit

Table 5 Area estimate of the sensing circuit in 45nm (scaled from 250nm technology)
Voltage Controlled
Current Controlled

Original
2.158μ2
2.464μ2

Area-Optimized
1.545μ2
1.848μ2
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3.6 Conclusions

We have examined a new topology of oscillator-based thermal sensor i.e. current-starved
inverter topology of Differential Ring Oscillator, in 45nm process technology. It has a
low area overhead (~ 12μ2 in 250nm technology) and a low active power requirement (<
25μW) with a maximum leakage power of 16μW. It has a resolution of 2ºC over a
temperature range of 25-150ºC. Random errors caused by process variations and supply
noise are capable of producing measurement error of the order of <4% and that can cause
a resolution loss of ~5ºC. The high Vt design performs better in terms of non-linearity
error, leakage and dynamic power consumption. Using long channel devices and a
reduced-supply-bounce circuit configuration reduces sensitivity of the design to process
and supply noise respectively.
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CHAPTER 4

THERMAL SENSING USING INTERCONNECTS

4.1 Introduction

Current thermal scaling trends in multilevel low-k interconnect structures suggest an
increasing heat density as we move from substrate to higher metal levels. Thus, the
deterioration of interconnect performance at extreme temperatures has the capability to
offset the degradation in device performance when operating at higher-than-normal
temperatures. In most existing on-chip thermal sensing approaches in literature, both the
temperature sensing and digitization is done by devices (MOS/ diode). In deep submicron, MOS transistors in particular are plagued with high dynamic power
consumption, leakage (enhanced at the higher temperatures), self-heating and thermally
induced reliability issues. Although they are optimized for a low area and power
overhead, they tend to disregard the thermal impact on interconnects. [43] predicts that in
deep nanometer technologies, global metal lines are going to be much hotter than the
substrate due to larger Irms values and shows that even after considering densely
embedded vias, the interconnect temperature is expected to increase significantly with
scaling, due to increasing surface and grain boundary contributions to metal resistivity
and decreasing ILD thermal conductivity. The massive increase in vertical thermal
gradients with technology scaling indicates that the deviation in interconnect performance
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at high temperatures can possibly override any performance improvement achieved
though thermal sensing at the substrate level. Thus, efficient thermal sensing is needed
not only to maintain an optimal power-performance envelope for the devices at the
substrate level but also, to ensure accurate signal delay calculation at the interconnect
level [37]. We propose schemes that make use of the deviation in interconnect behavior
in a variable temperature environment to quantify the thermal susceptibility of
interconnects in a particular region of the layer and to estimate the vertical gradients that
exist between the same region in different layers. As the minimum feature size shrinks,
metal layers get closer to the substrate and hence, a strong correlation is bound to exist
between the thermal profile of the lower-level interconnects and the underlying substrate
temperature. The simplistic schemes proposed allow reuse of existing on-chip resources
such as drivers and time-digitizers, have a low power requirement and are robust against
variations in wire dimensions, non-uniform temperature distribution and supply noise.
Our solution of using interconnects for thermal sensing will not only offer the obvious
advantages of lesser power consumption, no leakage component and much lesser selfheating but also, will be a step towards addressing an emerging problem of dominance of
metal temperatures over corresponding substrate values.

4.2 Thermal vulnerability of wires

Consider an interconnect with length L and uniform width w that is driven by a driver
with on-resistance Rd and junction capacitance Cp terminated by a load with capacitance
CL. The line is partitioned into ‘n’ equal segments, each with length Δx. By using
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distributed RC Elmore delay model, delay D for signal propagation through the line can
be written as follows [37]:
L

L

D = D 0 + (C 0 .L + C load )R 0 .β∫ T ( x ).dx − C 0 .R 0 .β.∫ x.T ( x )dx

[23]

0

0

2

Where D 0 = R 0 .(C 0 + C load C 0 .L) + C 0 .R 0 . L + R 0 .L.C load
2

[24]

For shorter wires, the delay component due to the driver might dominate over that of the
wire and hence, any variation in ‘Rd’ due to temperature gradients will vary the signaldelay significantly. In such cases, Rd increase due to high temperatures of operation will
override the increase in metal resistance of interconnect in terms of contribution to total
signal delay. However, for long lines driven by large drivers, interconnect delay could
dominate over driver delay and hence, metal resistance variation with temperature could
become the deciding factor when computing the overall signal delay. Keeping the above
in mind, we propose a metric called ‘Thermal Vulnerability’ of a wire; we define it as:
[25]

Thermal Vulnerability (d) = Dwire/ Ddriver

Wherein Dwire is the interconnect-delay and Ddriver is the driver-delay. Using [23] we can
describe the component delays as:

Ddriver= Rd .(Cp + Cload + C0 .L)

[26]
L

L

L2
Dwire = C0 R0 . + R0 L.Cload + (C0 .L+ Cload)R0 .β∫ T(x)dx−C0 .R0 .β∫ x.T(x)dx
2
0
0

[27]

The above metric can be used to gauge the susceptibility of a metal line to high
interconnect temperatures. For a large, positive value of ‘d’, even a slight increase in the
thermal gradients across the wire will result in significant error in the delay computation.
For a small value of ‘d’ (much less than unity), temperature effect on interconnect delay
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will be offset by delay-variation of driver. The ‘d’ value for global metal lines will be
rendered unnecessary because of their high capacitive component and relative
insensitivity to temperature.

4.3 Thermal sensing schemes using interconnects

Lower level interconnects (Metal layers 1/2/3) have a high resistive component which
exhibits a linear dependence on temperature. This can be utilized for sensing temperature
because the variable temperature gradients over a wire will reflect in the signal
propagation delay across it. We use the term ‘ThermoWire’ to describe a class of circuits
that use interconnects for thermal sensing. The basic circuit as shown in Fig.2 is used to
measure thermal gradients within a particular layer for a specific region in that layer. In
our schemes, it has to be ensured that the ‘thermal vulnerability’ factor of the wires is
much greater than unity so that the thermal status of the metal layers is captured
accurately by the sensor output i.e. Dwire > Ddriver.

Fig.24 ThermoWire Scheme-1 for horizontal gradient estimation [69]
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The 1st scheme operates in the following manner. The sensor-controller generates a
‘Start’ pulse that triggers an internal counter of the Time-to-Digital Converter (TDC)
unit. A single, much larger-than-minimum-strength buffer drives the pulse through a
long, winding, lower-level metal line (which spans the region for which temperature
sensing is to be done but covers as small an area as possible) and ultimately terminates at
a receiver buffer. The receiver output then becomes the ‘stop’ signal for the TDC. The
start-to-stop delay or the TDC generated digital code will have a linear mapping with
temperature. Since the thermal vulnerability factor of the wire used is much greater than
unity, a linear increase in the delay output will map to a corresponding increase in the
wire-temperature. Chip area can be saved by utilizing existing on-chip drivers when in
non-functional mode. Because of the usage of lower-level metal lines; sensor reported
temperature will be an indicator of underlying substrate temperature as well since for all
technologies, the temperature differential up-to a vertical height of 0.3μm is very small
[43]. A tight packing of the wire within a small area is necessary towards capturing local
hotspots. A TDC akin to the one proposed in [59] can be used which is capable of
providing 13ps single-shot resolution (in 0.35μ technology) with a temperature drift of
less than 0.05ps/ºC. The popular techniques of time-digitization are [60]:
(i)

Time-interval stretching followed by the counter

(ii)

Time-to-amplitude

followed

by

standard

conversions
(iii)

Vernier method with two startable oscillators

(iv)

TDC utilizing the tapped delay line
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analogue-to-digital

(A/D)

(v)

Vernier method with a ‘differential delay line’ comprising of two tapped delay
lines

TDCs implemented in ASICs such as the one proposed in [59] perform time-interval
measurement by sampling the current states of the delay-line and counter and storing
them ‘on the fly’, without interruption of the counting process. Precision, integrated
TDC’s with delay lines can be grouped in two categories, depending on the use of a PLL
or DLL circuit [60]. The PLL contains a voltage-controlled-oscillator (VCO), whose
frequency f0 after optional dividing is compared with a reference frequency, fr. The
difference is detected, filtered, amplified, and used to adjust the frequency of the VCO to
minimize the difference. In the DLL approach, the loop contains the voltage controlled
delay line (VCDL). The delay of the line is varied to align the phases at the inputs of the
phase detector. TDC’s have been extensively researched for improvement of their
resolution, dynamic range, conversion speed, calibration procedure, buffering and readout interface. On-chip TDC’s are generally used for jitter and drift-time measurements.
Our thermal sensing approach proposes another utility for them, thus allowing reusability
of on-chip resources.
A 2nd scheme, differential in nature, can be used to estimate vertical thermal gradients. In
this scheme, the driver buffer drives a signal across 2 wires, one belonging to the lower
level and the other, an upper-level metal line. The lower-level metal line is around three
times the length of the upper-level line and made to wound over a small area. The upperlevel metal line although shorter in length is made to traverse the same region in its layer.
Both terminate at a ‘XOR’ gate whose output will be a pulse having a width proportional
to the temperature difference between the 2 layers. The basics of this scheme have been
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established for the delay-based sensor developed in [30], only this time we use
interconnects to generate delays and use the same concept for inter-layer gradient
estimation. The upper-level metal lines have a high capacitive and a low resistive
component as a result of which their signal delays are relatively invariant to temperature
although they are expected to reach extremely high temperatures

Fig.25 ThermoWire scheme-2 for vertical gradient estimation [69]
The signal traverses through the upper-level metal line with a relatively fixed delay while
delay through the lower level metal line varies depending upon its current thermal status.
Thus, the mismatch in the arrival times of the 2 signals at the input of the XOR gate will
increase with decrease in temperature difference (metal temperature of lower-level line
approaching that of upper level) and will cause the output pulse-width to increase
accordingly. The time-to-digital converter (TDC) is of a specific type and proposed in
[36]; it makes us of a pulse-shrinking mechanism, controlled by the in-homogeneity of
inverters cascaded to form a delay line. The input pulse to TDC circulates through a
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cyclic delay line and is shrunk by a specific amount of width per cycle until it diminishes
completely. A counter is used to count the circulation times of the input pulse and
generates the corresponding digital output [36]. For both schemes, bulk of the power
dissipation will be at the transmitter-receiver units and the units responsible for
digitization of the output.

Some of the obvious design problems in these schemes include: achievable resolution of
the TDC to be used impacts the minimum wire-length needed to produce commensurate
delays, power requirement of the driver needed to drive the long-wires, packing the wire
within a small area, power requirement of the TDC and the loss in spatial granularity due
to ineffective wire-placement.

4.4 Simulation setup and Results

HSPICETM (Synopsys) was the main simulation platform used in our analyses. The 45nm,
32nm and 22nm technology files were obtained from the Predictive Technology Model
website [40].
Table 6 Scaled local interconnect parameters
Tech. Width
Node (μm)

Spacing Thickness Height
(μm)
(μm)
(μm)

Dielectric
Constant
(κ)
45nm 0.0692520.0692520.138504 0.1385042.1
32nm 0.0492440.0492440.098488 0.0984881.9
22nm 0.0353940.0353940.070789 0.0707891.7
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Interconnect parameters used were scaled versions of the one provided for 65nm by
PTM. Most simulations were performed for 45nm technology node .The nominal Vt’s
used were (-0.218V, 0.266V) for pmos and nmos respectively. The nominal VDD used
were 0.8V, 0.9V and 1.0V for 22nm, 32nm and 45nm respectively and the range of
temperature sweep was 25-150ºC. A 10-π distributed RLC model was used to model the
wires. In our analyses, we ignore the TDC although it remains a key aspect of the design.
We studied the effect of variation in different circuit and environmental parameters of the
ThermoWire scheme-1 on the sensor-output-delay values to illustrate the feasibility of
wire-based thermal sensing.

4.4.1 Driver strength and thermal vulnerability of wires

Fig.26 Variation of power values and thermal vulnerability with driver strength for a
wire-length of 600μ
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It is essential that the wires employed in our thermal sensing schemes have a thermal
vulnerability factor much greater than unity. Experimental results suggest that for a given
wire-length if the thermal vulnerability factor is greater than unity, it tends to gradually
increase with temperature as the driver strength is increased. This validates our
theoretical deduction in section 4.2. Furthermore, for the same driver strength, capable of
driving a longer wire, thermal vulnerability is increased greatly for the longer wire
(helpful to our cause of wire-based sensing).
A large driver improves the thermal vulnerability of a wire-segment but at the cost of
consuming more power. For a given wire-length, the power increment incurred for
improving thermal vulnerability by upsizing the driver strength is however marginal and
accounts for a small fraction of the overall power consumption of a sensor-system.

4.4.2 Sensitivity of delay to wire-length

Fig.27 Length sensitivity of metal lines to temperature
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We use the ThermoWire scheme-1 to find out the sensitivity of delay response to various
wire-lengths for both upper and lower level metal lines. It is ensured that the thermal
vulnerability is greater than unity for all the setups. For lower-level metal lines, the delay
is perfectly linear w.r.t. temperature and remains so at all lengths with gradually
increasing slopes with increase in wire-length. In case of the upper-level metal lines
(global layer) the delay-response is relatively invariant to temperature mainly because of
a comparatively higher capacitive and smaller resistive component in these wires (larger
cross-sectional area).
For this experiment, the wire-length used was 600μm and the driver-sizing was adjusted
so that they all had the same thermal vulnerability factor (greater than unity). Moving
from 45nm to 32nm, both the leakage and dynamic power undergo vast reduction of
around 80%. Reducing the signal swing brings down the power values significantly (2040%) while at the same time the sensor output delays increase (improving resolution). No
level restoration is needed as long as the signal voltage levels remain discernible at the
receiver.

4.4.3 Horizontal gradient estimation

A wire-length of 2000μm is used for the lower-level metal line and the driver-strength
(10x) is adjusted such that a thermal vulnerability factor of >40 can be achieved at all
temperatures. This ensures the sensitivity of the wire to minute temperature variations
and the total delay varies linearly with temperature (wire-delay accounting for more than
90%). The wire-delay dominates for the entire temperature range and increases linearly
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with temperature (substrate assumed to be at a uniform temperature of 60ºC. For this
setup, implemented in 45nm technology, both dynamic and leakage power are in the
range of 10-38μW which is comparable to that of contemporary thermal sensors. A
resolution of 5ºC is achievable (2.7ps/ºC) keeping in mind the resolution and precision of
current time-to-digital converters. With minimum wire-spacing, a 2000μ long line
(wounded about in a small area with each segment of length 10μ) occupies approximately
138.5μ2 (13.85μ x 10μ) of chip-area (at the interconnect level).

Fig.28 Operation of ThermoWire scheme-1
4.4.4 Vertical gradient estimation

We simulated ThermoWire scheme-2 to illustrate measurement of vertical thermal
gradients. We used a lower-level metal line of length 2000μm and an upper-level metal
line of length 600μm (1/3rd approx.) with a relative driver-strength of 10x. The upper-
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level metal line was assumed to be at a uniform temperature of 160ºC while the
temperature of the lower-level line was swept from 50-150ºC (gradually decreasing the
temperature difference). The setup is such that the signal-delay across the upper-level is
as small as possible (1st to reach XOR input) while delay across the lower level line
varies depending on its thermal condition. As the temperature of the lower-level
interconnect line approaches that of the upper-level, the signal delay across it increases
and so does the difference in the arrival time of the 2 signals at the XOR input.

Fig.29 Operation of ThermoWire scheme-2

This causes the pulse-width to increase as the temperature difference is decreased. Fig. 29
shows how the pulse width of the XOR gate output can be mapped to the temperature
difference between the 2 layers. For this particular setup, the dynamic power
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consumption was 25-22μW while the leakage power was 18-12μW. A resolution of 6ºC is
achievable for this design (2.2ps/ºC temperature difference).

4.4.5 Impact of variation in wire-dimensions

As the on-chip feature sizes shrink, the fundamental physical limits of traditional
lithography impact design performance. Below 180nm, the size of on-chip elements fall
below the 193nm wavelength of light used to print those elements on silicon. Distortion
effects impact pattern fidelity and edge placement on silicon. We studied the effect of
wire-width and wire-thickness variation in 45nm using ThermoWire scheme-1 with a
lower-level wire of length 600μ reducing the width and thickness progressively by 5% to
15%. We define the measurement error as the error incurred when calibrating against a
uniform width and thickness wire based sensor i.e. error (%) = (delayunif delayvar_)/delayunif_*100. In most practical designs the variation in wire-dimensions will

be at-most 5% which will cause a measurement error of around 1%.

Fig.30 Measurement error (%) for different wire-widths and thickness for ThermoWire
scheme-1
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4.4.6 Impact of non-uniform wire temperature distribution

In our basic design we assume exact wire-dimensions and uniform temperature
distribution. However, the direction of thermal gradients could play an important role in
determining the overall performance of an interconnect line (different portions of the wire
in different temperature zones). We use ThermoWire scheme-1 and assume the maximum
possible gradient of 50ºC across the wire (over the base-circuit simulation temperature) in
either direction from transmitter to receiver with a wire length of 600μm.

Fig.31 % Measurement error for variable temperature distribution across wire

We compute the measurement error in a manner similar to that in section 4.4.5 (against
uniform temperature distribution). In all cases, if different portions of the wire are above
the base-simulation temperature of the circuit, the delay values increase. For a realistic
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temperature gradient of 50ºC (worst-case), the delay deviation is very small as is
suggested by the measurement error (%) values obtained (less than 1.5%). The direction
of thermal profile has negligible effect for a gradient of this magnitude. Since, the wire is
supposed to be looped in a small area; no significant thermal gradients are expected to
exist that can affect the sensor reading.

4.4.7 Impact of cross-talk on sensor response

Crosstalk has a detrimental impact on the signal delay particularly when both of the
neighboring wires are switching in the opposite direction. We determine the measurement
error incurred for the cases where one or both neighbor switch in the opposite direction.

Table 7 % Measurement error due to cross-talk
Driver
Strength
8x
10x
12x

↓↑ −

↓↑↓

21.4
16.1
12.8

49.2
41.4
35.6

For a wire-length of 600μm used in ThermoWire scheme-1, the measurement error (%)
due to crosstalk is tabulated above. The error becomes really high when both of the
neighboring wires are switching in opposite directions. As the driver strength is
increased, the % error reduces. The problem of crosstalk will mainly arise if we are
attempting to use existing on-chip interconnects for thermal sensing purpose. Wireplacement plays a critical role in assessing the true impact of cross-talk on sensor
response. The above values are misleading, in the sense that they assume uniformly
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straight wires, while in a practical implementation of a wire-based sensor, (in order to
capture local hotspots) it will be imperative to place them winding about in a small area
(keeping the minimum spacing rules intact). In such a case, self-coupling will be a bigger
issue and self-capacitance will be the defining metric in the final sensor-delay-value. The
popular design solutions to cope with RLC effects are: dedicated ground lines,
differential signaling, buffer insertion, wire-splitting, matching termination and
continuous power/ground planes; but these add to the sensor area and power
consumption.

4.4.8 Impact of supply noise

The random variations in the power supply were modeled using a Normal distribution
and Monte Carlo simulations were run with a maximum deviation of +/-10%. We studied
the effect of supply noise on ThermoWire scheme-1 for a wire-length of 600μ with a
driver-strength of 6x.The impact of supply noise on the temperature measurement was
found to be negligibly small i.e. +/- 1.24% error for the entire temperature range.. This
can be attributed to the small number of MOS transistors in the sensing device (supply
noise afflicts MOS transistor operation more than signal propagation across wires).The
above result suggests that the proposed sensing scheme offers a high degree of immunity
to supply noise.
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4.5 Conclusions

We highlight the potentially greater need of thermal sensing at the interconnect level than
at the substrate level (keeping in mind the thermal scaling trends in interconnects), and
propose low-power, wire-based thermal sensing approaches. We propose a ‘thermal
vulnerability’ factor for lower-level metal wires that can be used as an indicator of their
susceptibility to temperature variations. The schemes described can be used to measure
temperature of the lower layers metal layers (which will closely reflect substrate
temperature as well) and estimate vertical gradients with respect to the upper layers.
Technology scaling trends suggest an even better resolution at the cost of lesser power for
future generations. The sensing schemes have a high degree of immunity to non-uniform
temperature distributions (realistic temperature gradients), variation in wire-dimensions
and supply noise. There is a significant impact of cross-talk on sensor response and
preventive measures are a necessity. However, self-coupling will have a more critical
impact than cross-talk because of the particular placement style of the proposed wirebased sensor. The variation in sensor accuracy and area-consumption due to different
wire placement styles is a possible scope of future work. The impact of the time-digitizer
on the design in terms of area, power and accuracy must also to be evaluated.
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CHAPTER 5

INTERCONNECT BASED OSCILLATOR FOR THERMAL SENSING

5.1 Introduction

In the GHz regime, interconnect temperatures are expected to increase rapidly with
technology scaling and motivate the need to perform interconnect based thermal sensing
in deep nanometer designs. The wire-based thermal sensing approach discussed in the
previous chapter suffers from various drawbacks such as the area and power requirements
of the Time-to-Digital (TDC) converter, placement of a single, long wire within a small
area and resolution loss due to limited accuracy of the TDC. We propose a novel sensor
design that alleviates the complexities associated with time-to-digital conversion in wirebased thermal sensing. IBOTS (Interconnect based Oscillator for Thermal Sensing) is a
frequency-output thermal sensor that makes use of an existing approach of using a ringoscillator for thermal sensing but with design modifications that allow it to sense at the
interconnect level. IBOTS makes use of wire-segments between individual stages of a
ring-oscillator to perform thermal sensing using the oscillator frequency value as the
mapping to corresponding wire temperature. It provides a perfectly linear mapping with a
resolution of 1°C and power values in the range of 250-360µW (with power-gating both
dynamic and leakage power dissipation can be minimized). Its sensitivity to process and
supply noise can be minimized through design optimizations that have been previously
applied to our DRO based sensing circuit.
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5.2 IBOTS – structure and operation

The IBOTS is essentially a combination of interconnect and oscillator based thermal
sensing. A ring-oscillator is used to perform the digitization (generate frequency output
corresponding to a temperature value) while wire-segments (lower level) of considerable
length (600-800 microns) between individual inverter stages are used to perform the
thermal sensing. Each inverter is a stage of the ring-oscillator as well as a driver for the
corresponding wire-segment. Individual inverter strength and corresponding wiresegment length are adjusted in such a manner such that propagation delay across the
wire-segment is greater than that across the inverter by a significant margin. As a result,
the oscillation frequency of IBOTS has a stronger dependence on interconnect
temperature than substrate temperature. The design can be tuned such that thermal
sensing is performed at the substrate level instead by using shorter wire-segments or
smaller driver/inverter stages that cause logic delay to dominate over interconnect delay.

Fig. 32 Schematic of IBOTS [70]
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For long lines driven by large drivers, interconnect delay could dominate over driver
delay and hence, metal resistance variation with temperature could become the deciding
factor when computing the overall signal delay. Keeping the above in mind, we have
defined a metric called ‘Thermal Vulnerability’ of a wire:
Thermal Vulnerability (d) = Dwire/ Ddriver

[28]

Wherein Dwire is the interconnect-delay and Ddriver is the driver-delay.
The above metric can be used to gauge the susceptibility of a metal line to high
interconnect temperatures. By adjusting the thermal vulnerability of the wire-segments
IBOTS can be tuned to perform thermal sensing at either interconnect or substrate level.
Total propagation delay across an inverter stage and its corresponding wire-segment is
given as:
Tp = Ddriver + Dwire

[29]

Frequency of oscillation of IBOTS:
f = 1/ (2.Tp.N)
= 1/ {2.N. Ddriver + Dwire)}

[30]

Wherein N is the number of stages in IBOTS

Typically, with total Dwire being much larger than total Ddriver IBOTS oscillation
frequency will have a stronger dependence on interconnect temperature. The design can
be made current controlled (through a current mirror configuration) to improve sensitivity
towards VDD noise. The current controlling the oscillation frequency is mirrored to drive
all the stages of the ring oscillator. The placement of the wire-segments is done in such a
way that they span a very small area and account for the temperature variations across a
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small

portion

of

the

chip.

When

the

temperatures

about

that

region

at

interconnect/substrate level changes, the oscillation frequency of IBOTS varies
accordingly.

Fig.33 Voltage controlled configuration of IBOTS [70]

Fig.34 Current controlled configuration of IBOTS [70]
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The biasing transistors can be used for power-gating as well i.e. switching off the sensing
circuit during periods of inactivity to minimize dynamic and leakage power. In current
controlled mode, both transistor count and active power consumption increases.

5.3 Simulation setup and Assumptions

HSPICETM (Synopsys) was the main simulation platform used in our analyses. 45nm
technology files were obtained from the Predictive Technology Model website [40].
Interconnect parameters used were scaled versions of the one provided for 65nm by
PTM. The nominal Vt’s used were (-0.218V, 0.266V) for PMOS and NMOS respectively
and the nominal VDD used was 1.0V. The range of temperature sweep was 25-150
Degrees Celsius and a 10-π distributed RLC model was used to model the 800µ wiresegments between the inverter stages. We assumed that at any stage of operation, the
interconnect temperature is 25°C above that of substrate.To drive the wire-segments the
inverter strengths were set at 8x (x= min. strength) and that allowed a high thermal
vulnerability of the wire-segments (>5). The complexity involved with power routing
motivated us to use the supply voltages for biasing as well.
Some of the design optimizations that can be applied are:
1) Removing the PMOS-biasing transistors and using a single footer-NMOS for
power-gating (reduces transistor count and power).
2) Using long-channel devices in sensor-circuit to minimize effect of process
variations (particularly channel-length) and reduce leakage power dissipation.
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3) Using a reduced supply-bounce circuit configuration [58] to minimize effect of
supply-noise.
4) Using high-threshold devices to minimize leakage and sensor power-consumption
as such.

5.4 Analyses

In this section, we present results that validate the functionality of our design and study
the effect of variation in different environmental and circuit parameters on the sensor
output.

5.4.1 Frequency response of IBOTS

Fig.35 Frequency response of 3-stage IBOTS
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The propagation delay across an individual stage of IBOTS increases almost linearly with
temperature and has 2 components – logic delay and interconnect delay. The former
increases with temperature due to the decrease in drain currents while the latter increases
because of the high resistive component of the lower-level metal wires. As a result, the
IBOTS oscillation frequency decreases almost linearly with temperature for both voltage
and current controlled modes with a higher dependence on interconnect temperature
(design being such that thermal vulnerability of wire-segments much greater than unity).
IBOTS gives a resolution of 1°C (8MHz/°C). The active power consumption is in the
range of 250-360µW for voltage-controlled mode and 320-440µW for current-controlled
mode. This can be reduced drastically (20-50%) by power-gating the circuit (using the
biasing transistors).

5.4.2 Impact of channel length variations

Channel length variation results from non-uniform conditions during the deposition and
diffusion of the dopants and hence is treated as a random variation. It was modeled using
a Gaussian distribution with a maximum variation of +/- 10% and Monte Carlo
simulations were run to study its effect. We define the measurement error as the error
incurred in the sensor response when calibrating against a design that has no channel
length variations. Histogram of the measurement error indicates that it is distributed over
a range of -2% to +5% for both voltage and current controlled modes, which can cause a
resolution loss of 2°C to 5°C.
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Fig.36 Histogram of measurement error (%) due to channel length variations

5.4.3 Impact of variation in wire-dimensions

The wavelength of the optical source used for lithography has not scaled at the same rate
as that of the minimum feature size of the transistor. As the on-chip feature sizes shrink,
the fundamental physical limits of traditional lithography impact design performance.
Below 180nm, the size of on-chip elements fall below the 193nm wavelength of light
used to print those elements on silicon. Distortion effects impact pattern fidelity and edge
placement on silicon. Even slight pattern distortions can affect the fine-tuning of the
design in terms of timing, power or crosstalk. In case of IBOTS, variation in interconnect
dimensions becomes particularly important as the wire-segments are the actual thermal
sensing elements. We varied the width and thickness of the intermediate wire-segments
by 3%, 5% and 15% respectively and computed the measurement error. Here, we define
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it as the error incurred when calibrating against an ideal IBOTS circuit with uniform
wire-dimensions i.e.
Measurement error (%) = (frequencyunif - frequencyvar_)/frequencyunif * 100

[31]

Fig.37 Wire dimension variation impact on voltage-controlled design

Fig.38 Wire dimension variation impact on current controlled design
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In most practical designs, the worst-case variation in wire-dimensions will be <5% which
limits the resultant measurement error to -1% to 3%. Variation in wire-thickness has a
much more detrimental effect on sensor response as opposed to that due to width
variation and it is evident from figures 37 and 38.

5.4.4 Impact of supply noise

Technology scaling leads to drastic reduction in required supply grid impedance causing
supply noise to become a concern even for digital circuits. As the number of interconnect
layers and gate density increases, the switching activity increases which lead to increase
in current density and voltage drop along the power supply net. Increasing the frequency
and decreasing the rise/fall transition time in today’s designs causes more switching
activity within a small time interval and increases the instantaneous currents. The random
variations in the power supply were modeled using a normal Gaussian distribution and
Monte Carlo simulations were run with a maximum deviation of +/-10%. In this case,
measurement error is the error incurred when calibrating against an ideal design without
any supply noise.
Histogram of the measurement error in sensor response indicates that while for voltage
controlled configuration, the error was distributed from -2% to 2.5%, that for current
controlled is generally <1%. Thus, the current controlled design provides more immunity
to supply noise albeit at the cost of more transistors (area) and active power consumption.
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Fig. 39 Histogram of measurment error (%) due to supply noise

5.4.5 Impact of using long-channel devices on IBOTS performance

Fig.40 Frequency response of IBOTS using long-channel devices
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A popular circuit design optimization in current technology generations is to use long
channel devices to mitigate the effect of process variations. For our purpose, we
increased the channel length of the devices in the sensing circuit to a little more than 2x
(~100nm). The frequency to temperature mapping remains linear but the values drop to
<1GHz which reduces the design constraints on the frequency-digitization block of the
sensor subsystem (smaller counter needed). The corresponding active power consumption
also drops to 50-110µW for voltage-controlled and 67-155µW for current controlled
mode. As is evident from Fig.41, the measurement error is now much more centered in
both of the operating modes (as opposed to its distributed nature previously). In the
voltage-controlled mode it’s now between -1.4 – 1.11% while in the current-controlled
mode it’s primarily centered on 0.23%.

Fig.41 Histogram of measurement error (%) due to channel length variations for longchannel IBOTS
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5.4.6 Impact of Reduced Supply Bounce circuit

To reduce the effect of supply noise circuit techniques such as the one proposed in [58]
can be utilized. In a RSB-CMOS circuit, a pair of decoupling capacitors (Cd) and a series
resistor (Rd) formed by a linear region MOSFET (Md) is provided locally for VDD/GND
paths in each of the digital blocks that need noise reduction. The reduced and decoupled
supply bounce causes flattened supply current [58].

Fig.42 Histogram of measurement error (%) of IBOTS in RSB circuit configuration

This optimization causes the measurement error values to be much more centered in all
configurations. The best possible result is seen in the case of current controlled mode
with short channel devices having a typical measurement error 0.78%.
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5.5 Conclusions

We have presented a novel thermal sensor design called IBOTS which is capable of
thermal sensing at interconnect level with a resolution of 1°C and an active power
consumption of 250-360µW. We have used a metric called ‘Thermal Vulnerability’ to
describe the relative dominance of interconnect delay over logic delay. This metric can be
varied in the IBOTS design to alter the level of thermal sensing(interconnect or
substrate). We have presented two configurations of IBOTS – voltage and current
controlled, and studied the effect of variation in different circuit parameters on the sensor
response. We have also implemented optimization techniques that can minimize their
effect. Using long channel devices drastically reduces the effect of process variations. A
current controlled design is less sensitive to supply noise and its impact can be further
reduced by using a Reduced Supply Bounce [58] circuit configuration.
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CHAPTER 6

CALIBRATION OF ON-CHIP THERMAL SENSORS

6.1 Introduction

Calibration refers to the process of determining the relation between the output (or
response) of a measuring instrument and the value of the input quantity or attribute, a
measurement standard. In non-specialized use, calibration is often regarded as including
the process of adjusting the output or indication on a measurement instrument to agree
with value of the applied standard, within a specified accuracy. For example, a
thermometer could be calibrated so the error of indication or the correction is determined,
and adjusted (e.g. via calibration constants) so that it shows the true temperature in
Celsius at specific points on the scale.

An essential metric that defines the effectiveness of a thermal sensor network is the
accuracy with which it maps the silicon temperature to digitally recognizable code in the
presence of different types of variations. Thus, with efficient sensor calibration we can
achieve a more accurate thermal map even while using a less dense sensor network. Onchip CMOS thermal sensors are afflicted by 2 types of variations: physical and
environmental. Physical variation comprises of the variations in the device parameters
such as channel length, threshold voltage and oxide thickness and variations in the
dimensions of the other microelectronic structures present on the IC such as wires (wire-

80

width and thickness). Environmental variation comprises of temperature variations (but
in case of a thermal sensor this can be considered as a dependent variable) and supplynoise (variations in the VDD due to non-uniform activity/loading across the chip). For
any thermal sensor we need to determine the % contribution in terms of measurement
error of each of the above parameters and then perform the calibration in such a way that
the combined error is minimized.

Calibration in statistics is a reverse process to regression. The calibration problem is the
use of known data on the observed relationship between a dependent variable and an
independent variable to make estimates of other values of the independent variable from
new observations of the dependent variable. Mistakes in the process of calibrating the
sensor can result in large margins of error when translating sensor readings. Data
inaccuracy and imprecision are the biggest challenges [1] when dealing with the
measurement of physical phenomena (in this case – temperature). These errors must be
dealt with properly if sensor data are to be useful. Precision of an on-chip thermal sensor
is largely determined by the sensitivity of the temperature-sensitive parameter being use
in the MOS circuit/ other microlelectronic structure as part of the sensor. This tends to
remain fixed for a particular thermal sensor design and any additional precision cannot be
achieved through efficient calibration. However, calibration can be used to correct the
systematic errors (biases) in the sensor readings. Usually, in most types of sensors, the
measurement error has a time-invariant systematic bias component and a random noise
component and the calibration efforts are directed towards identifying and correcting the
bias. In the case of an on-chip thermal sensor, we identify all the sources of measurement
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error, determine quanititatively the effect of each of these individual sources and then
define an ‘acceptability range’ – a list of data-points which keep the error due to all of the
identified factors within a tolerable bound.

6.2 Basics of sensor calibration

Calibration is referred to as the procedure by which the raw outputs of the sensors are
mapped to standardized units [61]. Traditionally, single sensor calibration relies on
providing a specific stimulus with a known result, thus creating a direct mapping between
sensor outputs and expected values. Consequently, such calibration for a sensor is subject
to specific ranges and operating condition restrictions. Calibration can be performed
during the production stage, and/or manually in the field. With large-scale sensor
networks, manual, single sensor calibration because other than the obvious scaling issues
there problems such as limited access to sensors in the field, complex dynamic
environmental effects on the sensors and sensor drift. In traditional calibration, we
observe the device/sensor in a controlled environement and map its observed output to
the desired output, using a form of regression or even simply a lookup table. In the
presence of operating-environment variations, the sensor output is passed through a
calibration function that maps the actual sensor response to the desired response.
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Fig.43 Sensor measurement error terminology

The two major classifications of sensor errors are:
1. Systematic Errors (Bias): Systematic errors are biases in measurement which lead
to measured values being systematically too high or too low. All measurements
are prone to systematic error. A systematic error is any biasing effect, in the
environment, methods of observation or instruments used, which introduces error
into an experiment and is such that it always affects the results of an experiment
in the same direction. In pure statistical terms, this bias is an offset in the mean
amplitude of sensor readings from the true value. The bias may depend on time,
the sensed phenomena, the environment, or other factors.

Constant systematic errors are very difficult to deal with, because their effects are only
observable if they can be removed. Such errors cannot be removed by repeating
measurements or averaging large numbers of results. A common means to remove
systematic error is the observation of a known process, i.e. through calibration.
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Systematic errors which change during an experiment (drift) are easier to detect.
Measurements show trends with time rather than varying randomly about a mean. Drift is
evident if a measurement of a constant quantity is repeated several times and the
measurements drift one way during the experiment.

2. Random Error (Noise): These are statistical fluctuations (in either direction) in the
measured data due to precision limitations of the sensor and/or due to
unpredictable transient events. Usually, the noise in measurements is modeled
using a Gaussian distribution. This component can be represented as a random
variable which is formally defined as a measurable function from a sample space
to the measurable space of possible values of the variable.

For tackling random errors, it is necessary to determine the exact error contribution of
such factors and selecting a mapping scheme that keeps measurement error within an
allowable margin. For a given measurement (at a given time), the error is the amount by
which an observation (reported value of a sensor) differs from the actual/true value. The
goal of calibration in general is to determine and correct systematic biases in sensor
readings.

6.3 Related work

At present, we are not aware of any published work on the calibration of on-chip thermal
sensors. However, with the advent of deep-sub-micron technologies and ever-increasing
thermal concerns in VLSI circuit design calibration of thermal sensors is bound to
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become a critical design step in future. There is a plethora of work already done in the
field of sensor calibration for wireless sensor networks and the algorithms/schemes used
can be modified/moulded to suit the calibration needs of on-chip thermal sensing. Also,
significant effort has been put to study impact of process variations on VLSI circuits and
since, they are a major source of physical variation in an on-chip thermal sensing circuit,
certain aspects of the calibration problem have already been studied albeit in a different
context.

Calibration in wireless sensor networks has been addressed mainly in relationship to
location discovery. The Medusa system from UCLA [62] and SpotON system from
University of Washington [63] are two state-of-the-art efforts reported in this domain.
The emphasis in both cases is on building models of the signal strength and the distance
for a specific set of radio transceivers and receivers in off-line calibration. As a solution
to the calibration problem, SpotON imply declares one transmitter to be the reference and
uses it to calibrate all receivers. It then uses one reference receiver to calibrate all
transmitters. This procedure effectively iterates traditional calibration and hence, is also
called iterative calibration. In both iterations there is only one uncalibrated device in each
pair. When a measurement from the pair is an error, the error is attributed to the
uncalibrated device, thereby getting past the separation problem.

Bychkovsky et al [61] have proposed a localized calibration approach that is based on the
assumption that physically close sensors usually have temporarily correlated readings.
They first consider pairs of physically close sensors and then try to find the most
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consistent way to simultaneously satisfy all pair-wise relationships. Ihler et al [64]
reformulated the self-calibration problem within a graphical model framework based on
the observation that the information used for sensor calibration is fundamentally local
with regard to the network topology. Then the nonparametric belief propagation (NBP) is
applied for both estimating sensor locations and representing location uncertainties.

Linear programming and nonlinear programming have been popular optimization
mechanisms since the 1940’s. Both of these methods involve three entities: variables, an
objective function and constraints. The objective is to find a set of assignments to the
variables in such a way that the objective function is minimized or maximized, and at the
same time all the constraints remain satisfied. Potkonjak et al [65] have developed an online calibration scheme that employs a single source as the external stimulus and creates
differential sensor readings used for calibration. The technique utilizes the maximum
likelihood principle and a non-linear system optimization solver to derive the calibration
function of arbitrary complexity and accuracy. Their approach is intrinsically localized
(each sensor only needs to communicate with one other sensor in order to be calibrated)
and they present two variants: i) one where only two neighbouring sensors have to
communicate in order to conduct calibration ii) one where a provably minimum amount
of communication is achieved. Whitehouse et al [66] argue that ‘micro-calibration’ is a
must in ad-hoc sensor networks. This is because individual calibration of hundreds or
thousands of devices can be problematic. Thus, they make a case of framing calibration
as a parameter estimation problem: parametrizing each device and choosing values of
those parameters in such a way that optimizes the overall system perfromance.
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Murmann et al [67] have developed a system embedded calibration technique for a 6-bit,
500-MS/s ADC in the receiver of an ultra wideband (UWB) system using orthogonal
frequency division multiplexing (OFDM). The calibration is intended for a timeinterleaved array of successive approximation register (SAR) ADC's and cancels
converter nonlinearity due to inter-channel offset mismatches. The individual channel
offsets are estimated through statistical correlation, based on known pseudorandom
modulation sequences used in OFDM pilot tones. Simulation results show that this
calibration method is capable of improving the ADC's signal-to-noise and distortion ratio
(SNDR) from 20dB to 37dB with a time constant of 85ms.

6.4 Calibration issues with on-chip thermal sensors

There have been various temperature sensor designs proposed in literature – sensing
different parameters with different degrees of accuracy. Due to the contrary effect of
mobility and threshold voltage on the transistor current, most of the temperature sensors
fail to achieve a linear sensitivity over a wide temperature range. Certain sensors that
have a low area overhead are found to be greatly affected by process variations and
variations in supply voltage, making them unviable for usage in DSM. Yet others come
with bulky additional circuitry or oversized transistors and hence are robust in terms of
susceptibility to VDD/process and also require minimal calibration, but their large area
overhead and power-requirement (which might also contribute to self-heating and cause
errors) makes their usage unfeasible for high-density & low-power designs. Some of the
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thermal sensor design challenges that are particularly pertinent from the calibration point
of view are:
1. Minimize sensor calibration circuit area
2. Make sensor invariant to power supply variations
3. Make sensor process impact tolerant
Both 2 and 3 demand additional calibration bits occupying more area and consuming
more power. Process variations are mainly responsible for the random errors in the sensor
output. As feature sizes scale down with technology process variations also increase due
to the difficulty in fabricating consistent structures uniformly across a die/wafer.
There are two main sources of variations - physical factors and environmental factors.
The physical factors arise from limitations in the fabrication process and hence are
permanent. They include variations in the channel length, oxide thickness and transistor
width (it’s set during a separate fabrication step and hence is independent of channel
length variations). Electrical parameters such as the threshold voltage might also change
due to the variations in the device geometry. The geometric variations are caused by the
limitations of photolithography in the sub-65nm regime and can be as high as 30% within
a die. The environmental factors include changes in temperature, power supply and
switching activity. Thermal sensors are very susceptible to noise on power and ground
lines. A thermal sensor not compensated for process or supply noise will have significant
measurement error due to these factors and our approach will be to quantify these errors
and procure an optimal set of calibration points that minimize the combined error.
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Table 8 % Variability of Threshold Voltage with Technology Scaling (courtesy: ITRS
Report 2002)
L (nm)

250

180

130

90

65

45

Vt (mV)

450

400

330

300

280

200

σ -Vt (mV)

21

23

27

28

30

32

σ -Vt/ Vt

4.7%

5.8%

8.2%

9.3%

10.7%

16%

We have identified the following 5 parameters as the major sources of variation in a
generic thermal sensing circuit:

1. Channel Length: It’s basically a process parameter variation. It results from nonuniform conditions during the deposition and/or diffusion of the impurities. It is
truly a random variation and is usually modeled using a Gaussian distribution.

2. Threshold Voltage: It’s an electrical parameter that can vary due to: (1) changes
in oxide thickness (2) substrate, poly-silicon and implant impurity levels and (3)
surface charge. It’s a higher level circuit construct that abstracts variations in a
large number of device parameters.

3. Supply Noise: Technology scaling leads to drastic reduction in required supply
grid impedance causing supply noise to become a concern even for digital
circuits. As the number of interconnect layers and gate density increases, the
switching activity increases which lead to increase in current density and voltage
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drop along the power supply net. Increasing the frequency and decreasing the
rise/fall transition time in today’s designs causes more switching activity within a
small time interval and increases the instantaneous currents. The power supply
noise reduces the actual voltage level reaching a device, which increases the
signal delay and results in signal integrity loss and performance degradation. It
can also cause logic errors, degradation in switching speed and hence, timing
errors. Supply noise includes the inductive noise and IR voltage drop. The former
is derived from the distributed RLC model of on-chip power lines and the latter is
caused by the switching inside the circuit as well as input and output parameters.
Thus supply noise has a significant impact on the performance of any VLSI
circuit and must be accounted for when calibrating an on-chip circuit.

4. Wire Width and 5. Wire-thickness: The chip level integration of devices has
been possible through concurrent improvement in lithographic resolution. The
lithographic resolution was improved primarily by moving deeper into ultraviolet
spectrum of light. However, the wavelength of the optical source used for
lithography has not scaled at the same rate as that of the minimum feature size of
the transistor. This has led to the development of sub-wavelength lithography.
The diffraction effects of sub-wavelength lithography were offset by optical
proximity correction (OPC), phase shift masking (PSM) and impending move to
immersion lithography. Unfortunately, one time benefits from each of these
resolution enhancement techniques (RET) have nearly exhausted. Consequently,
the semiconductor industry has been fabricating 45nm CMOS devices using
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193nm optical light. A typical effect of sub-wavelength lithography is that the
lines printed on the wafer may be shorter or wider than those of the mask.
Therefore, interconnect dimensions are prone to variations in current technology
generations and that in turn has a definitive impact on circuit performance and
reliability.

6.5 Case Study: calibration scheme of IBOTS

IBOTS provides an ideal case study since it is a combination of interconnect and MOS
device based thermal sensing and thus, can be subjected to variations of a wide variety of
circuit parameters.

1. We consider 3 temperatures of operation (50ºC, 100ºC and 150ºC) to illustrate our
calibration scheme.
2. At VDD = 1V, we determine the frequency output of IBOTS while varying
systematically (from -15% to +15%), the following parameters: channel length,
threshold voltage, wire-width, wire-thickness and supply noise.
3. We use curve fitting to generate regular expressions that describe the
dependencies of all of the above parameters with respect to the frequency of
IBOTS.
4. We use actual on-site measurements (using an on-chip implementation of the
proposed thermal sensor and oven) to get sensor readings at different
temperatures. Compare them with the ideal response (without any sort of variation
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– environmental or physical) and compute the corresponding measurement errors.
This will define the allowable range of measurement error. In our case, we will
make an assumption to substitute for actual on-site measurement error.
5. We plot the measurement error due to the various parameters and use the assumed
measurement error threshold to define a ‘region of acceptability/calibration range’
at a given temperature.

Thus, the ultimate goal of this exercise is to generate a range/set of data-values
corresponding to each temperature point. A sensor reported value needs to fall in any of
these ranges to be interpreted as a particular temperature reading. Herein, we determine
this range at VDD=1V and at temperatures = 50ºC, 100ºC and 150ºC.

6.5.1 Channel length

Fig.44 IBOTS oscillation frequency dependence on channel length
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If channel length is treated as a systematic variation then, on increasing it, the oscillation
frequency decreases almost linearly (with a significantly steep slope). The corresponding
equations were obtained by curve-fitting. The dependency equations are given as:
50ºC: y = -7e+07x + 5e+09
100ºC: y = -6e+07x + 4e+09
150ºC: y = -5e+07x + 3e+09

[32]

Where y = oscillation frequency and x = channel length

6.5.2 Threshold voltage

Fig.45 IBOTS oscillation frequency dependence on nominal threshold voltage

In a similar way, increasing the nominal operating threshold voltage systematically
causes the oscillation frequency to decrease linearly (with a less steep slope). The
dependency equations are given as:
50ºC: y = -2e+09x + 2e+09
100ºC: y = -2e+09x + 1e+09
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150ºC: y = -1e+09x + 1e+09

[33]

Where y = oscillation frequency and x = threshold voltage

6.5.3 Wire-width

Fig. 46 IBOTS oscillation frequency dependence on wire-segment width

Unlike variation in device parameters, variation in wire-dimensions is a relatively new
phenomenon and has become a concern only with the lithographic limitations of current
technology generations. Like other parameters, increasing wire-width decreases the
oscillation frequency. The dependency equations are given as:
50ºC: y = -3e+09x + 1e+09
100ºC: y = -2e+09x + 1e+09
150ºC: y = -2e+09x + 9e+08

[34]

Where y = oscillation frequency and x = wire-width
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6.5.4 Wire-thickness

Fig. 47 IBOTS oscillation frequency dependence on wire-segment thickness

Like with wire-width, increasing the wire-thickness also decreases the oscillation
frequency monotonically albeit with a steeper slope indicating a significant variation in
the frequency values. The dependency equations are given as:
50ºC: y = -7e+09x + 2e+09
100ºC: y = -5e+09x + 2e+09
150ºC: y = -4e+09x + 1e+08

[35]

Where y = oscillation frequency and x = wire-thickness

6.5.5 Supply noise
We studied the effect of supply noise on the oscillation frequency at a nominal VDD of
1V by systematically varying the operating voltage.

95

Fig. 48 IBOTS oscillation frequency dependence on supply noise

Unlike previous trends, increasing the supply noise component increases the oscillation
frequency as well. The dependency equations are given as:
50ºC: y = 7e+08x + 1e+09
100ºC: y = 6e+08x + 1e+09
150ºC: y = 4e+08x + 8e+08

[36]

Where y = oscillation frequency and x = supply noise

6.6 Acceptability range of frequency values

All of the parameters discussed above have random variations and are usually modeled
using Gaussian or sinusoidal distributions. For our calibration study, we are studying the
effect of varying them systematically on the sensor output values (while keeping the
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remaining parameters at their optimal/ideal values). Variations in these parameters cause
measurement error which we can be defined as:
Measurement Error (%) = (FrequencyIdeal – FrequencyWith Variations)/ FrequencyIdeal *100

By experimentation and actual on-site measurement we determine the true data values for
the thermal sensor. These measured values will deviate from the ideal, simulationenvironment based values by a certain amount and thus, we will be able to determine the
threshold of measurement error. This approach is more prudent as opposed to assuming
the worst-case variation of each individual parameter and using the sum-effect of them all
to determine the ‘acceptable range of frequency values’. Channel length variation causes
significant measurement error. Usually, when studying process impact on a VLSI design,
a 3- σ variation of 10% is assumed but even that is sufficient to cause a measurement
error as high as 20%. The measurement errors caused due to threshold voltage variation
is far lesser (of the order of 3-6%) probably because it’s a higher level construct
abstracting away variations in a large number of physical parameters. Effect of deviation
in wire-thickness on sensor output is much more prominent as compared to that of wirewidth, in terms of measurement error. The % measurement error due to supply noise
increases significantly at the higher temperatures. Due to lack of actual on-site
measurement values, we set a threshold of -5% to +5% for the measurement error. Using
this ‘acceptability range’ we determine the corresponding frequency values from the
dependence equations described previously. For 45nm technology node, the nominal
parameters we have used are:
Channel length = 45nm
Threshold voltage = -0.218V(P-MOS) and 0.266V(N-MOS)

97

Supply voltage = 1V
Wire-width = 0.069252 micron
Wire-thickness = 0.138504 micron

Solving equations [32], [33], [34], [35] and [36] the frequency ranges are obtained for
different parameter variations. The ideal frequency values obtained in a simulation-based
environment are:

50ºC: 1.26GHz
100ºC: 0.986GHz
150ºC: 0.785GHz

Table 9 Frequency ranges for different circuit parameters (in GHz)

50ºC
100ºC
150ºC

Channel
Length
(1.095-1.39)
(0.84-1.12)
(0.714-0.97)

Threshold
Voltage
(1.205-1.25)
(0.95-0.996)
(0.759-0.79)

Wire Width
(1.22-1.25)
(0.964-0.98)
(0.77-0.78)

Wire
Thickness
(1.19-1.28)
(0.938-1.01)
(0.75-0.809)

Supply
Noise
(1.19-1.27)
(0.942-0.99)
(0.755-0.8)

Ideally, we should choose the maximum range of frequency values to account for
maximum measurement error. However, that may result in a pessimistic design.
Choosing data points that closely approximate the ideal response might prove to be
counter-productive if variation in one of the circuit parameters causes the worst-case
measurement error. Thus, we use a simple heuristic of choosing a point that is neither
closest nor farthest from the ideal response line as the defined frequency threshold for a
given temperature.
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Fig. 49 Determination of allowable frequency range at temperature = 50ºC

Thus, the calibration ranges for the three temperatures are:
50ºC: 1.205-1.28 GHz
100ºC: 0.95-1.01 GHz
150ºC: 0.759-0.809 GHz

6.7 Conclusions

We have outlined the basics of calibration and the issues pertinent to the field of on-chip
thermal sensing. We have described the related work in this field and delved into some of
the ideas that can be borrowed from the calibration problem in wireless networks to our
domain. We have identified 5 parameters that can be the fundamental sources of variation
in a thermal sensor reading and explained the reason for their occurrence as well as the
nature of their variation. We have used a sensor design proposed previously called
Interconnect Based Oscillator for On-Chip Thermal Sensing (IBOTS) to illustrate our
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calibration scheme. We assume a ‘measurement error’ and determine the allowable
range of frequency values that can be assigned to individual temperature values. Some of

the prominent research challenges that we have identified in the on-chip thermal sensor
calibration problem are:

(1) Extraction of exact die temperature profile in the post-packaging environment
(2) Accurate modeling of parameter variations in a thermal sensing circuit and
isolation of different noise sources
(3) Incorporation of calibration logic in the sensor support circuitry
(4) Minimization of number of fuses needed for calibration
(5) Development of test-bed to validate a specific calibration approach
(6) Development of generic calibration approach for a particular class of thermal
sensors (e.g. frequency output thermal sensors) and also, in the face of systematic
‘drift’ in sensor circuit performance
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CHAPTER 7

CONCLUSIONS

The thesis gives as insight to the on-chip thermal sensing fundamentals. It discusses in
detail the various types and categories of on-chip thermal sensors and defines the metrics
needed to judge the performance of any thermal sensor. To provide the theoretical
background for the work done as part of this thesis, the CMOS thermal issues are
discussed describing the thermal impact on both MOS and interconnects.

The thesis proposes three novel techniques for on-chip thermal sensing, each having a
different set of design considerations. The 1st one is a frequency output thermal sensor
utilizing the current-starved-inverter configuration of a Differential Ring Oscillator. This
particular variety of CMOS circuit has been long used for on-chip clock generation and
process characterization and can be easily integrated into any VLSI system. The
differential topology ensures a high degree of immunity to common-mode noise. The
DRO oscillation frequency decreases linearly with increase in temperature due to the
decrease in current in the signal paths. In current starved inverter topology using the
45nm technology node, the DRO based thermal sensor has a resolution of 2°C and a low
active power consumption of 25µW, which can be reduced further by 60-80% by powergating the design. A high threshold design proves to be better in terms of non-linearity
error, leakage and overall power consumoption. The measurement error cause due to
process and supply noise is within 3% for a nominal Vt design. In a reduced supply
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bounce circuit configuration, the measurement error due to supply noise can be reduced
by 15-60%. Design optimizations such as making the design current-controlled or using
long-channel devices, minimize the effect of supply noise and process variations.

Current thermal scaling trends in multilevel low-k interconnect structures suggest an
increasing heat density as we move from substrate to higher metal levels. Thus, the
deterioration of interconnect performance at extreme temperatures has the capability to
offset the degradation in device performance when operating at higher than normal
temperatures. We have proposed an alternate approach of using interconnects (lowerlevel metal layers primarily) to perform the thermal sensing using the wire-delay as the
mapping to the temperature. With feature-size shrinking, the lower metal layers are closer
to the substrate suggesting a strong correlation between interconnect temperature and
thermal profile of the underlying substrate. Thus, in addition to quantifying the
temperature impact on interconnect signal delay; output of proposed sensors can be used
to estimate substrate thermal status as well. A resolution of ~5°C is achievable for both
horizontal and vertical gradient estimation (using current generation time-digitizers). The
simplistic schemes proposed allow reuse of existing on-chip resources such as drivers and
time-digitizers, have a low power requirement (less than 40µW in 45nm technology) and
are robust against variations in wire dimensions, non-uniform temperature distribution
and supply noise. Technology scaling trends suggest wire-based thermal sensing will be
even more effective in future technology generations due to steeper wire-delay variation
with temperature at a lesser power cost. Wire-placement is a critical issue and can affect
the spatial resolution of the sensing circuit.
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The time-digitization unit is an essential component needed to perform interconnect
based thermal sensing in deep nanometer designs but it adds area and power overhead to
the sensor design and limits the resolution of the wire-based sensor. The 3rd proposed
thermal sensor is a novel design that alleviates complexities associated with time-todigital conversion in wire-based thermal sensing. The IBOTS or Interconnect Based
Oscillator for Thermal Sensing makes use of wire-segments between individual stages of
a ring-oscillator to perform thermal sensing using the oscillator frequency value as the
mapping to corresponding wire temperature. The frequency output can be used to
generate a digital code by interfacing the IBOTS with a digital counter. In 45nm
technology, it is capable of providing a resolution of 1°C while consuming an active
power of 250-360µW. Sensitivity of IBOTS to process and supply variations can be
optimized by applying design optimizations such as use of long-channel devices, currentcontrolled configuration and reduced supply bounce circuit configuration.

We have explored the calibration issues pertinent to the field of on-chip thermal sensing
and identified the parameters that can act as fundamental sources of variation in a typical
thermal sensor reading. With respect to a basic thermal sensor (ring oscillator based) we
have described the dependencies of the sensor output on the parameters identified using
regression analyses and developed a scheme to obtain an ‘acceptable range’ of sensor
output values corresponding to a specific temperature.
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CHAPTER 8

SCOPE OF FUTURE WORK

Test-chip based validation is required to verify the functionality of the Differential Ring
Oscillator as a thermal sensor and address the primary design issue of on-chip
temperature measurement accuracy. Optimizing the sensing circuit for area and power is
an additional need, in order to make the design amenable to Ultra-Deep-Sub-Micron
(UDSM) processor chips.

In the wire-based thermal sensing approach, achievable resolution of the Time-to-Digital
Converter (TDC) to be used impacts the minimum wire-length needed to produce
commensurate delays. The area and power requirements of the TDC undermine the
benefits of the design. We need an efficient signal-driving technique to overcome the
huge power requirements of the driver. We also need an effective wire-placement scheme
to mitigate the loss in spatial granularity (thermal) and address physical design issues
associated with densely packed interconnects.

The IBOTS is afflicted by both the power-requirement of an oscillator-based sensing
approach as well as the wire-placement issues of a wire-based sensing approach. Actual
on-chip implementation is required to study the spatial granularity achievable by this
design.
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Some of the prominent research challenges in the on-chip thermal sensor calibration
problem are: Extraction of exact die temperature profile in the post-packaging
environment, accurate modeling of parameter variations in a thermal sensing circuit and
isolation of different noise sources, incorporation of calibration logic in the sensor
support circuitry, minimization of number of fuses needed for calibration and
development of generic calibration approach for a particular class of thermal sensors (e.g.
frequency output thermal sensors).

Silicon-On-Insulator is an emerging process technology and development of thermal
sensors in an SOI environment will warrant modifications in the existing design
approaches along with extensive studies to understand temperature effects in SOI
process.
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